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Presented in this report is the work that was completed by
the General Electric Company for the six week period beginning
June 8, 1964 in accordance with JPL Order # 950930, Req. No. 028-
814 of June 22, 1964.
The contract was essentially for the study and design of
a digital logic family using a computer_





















Nand "ON" Equivalent Circuit
Nand "OFF" Equivalent Circuit
Nand tf versus F/F inputs (5% and 15% P.S.)
Nand tf versus F/F inputs and capacitor loading
(5% and 15% P.S.)
Nand tfN versus number loads (5% and 15% P.S.)
Nand tfN versus number load$ and capacitive
loading (5% and 15% P.S.)
Nand tr versus number loads (15% P.S.)
Nand tr versus number loads and capacitive
loading (15% P,S,)
Nand tr versus number loads (5% P,S.)
Nand tr versus number loads and capacitive
loading (5% P.S.)
Nand rod versus D.C.

























F/F configuration for Transient Analysis
Transient F/F equivalent circuit
F/F tf versus F/F inputs (5% and 15% P.S.)
F/F tf versus F/F inputs and capacitive loading
(5% and 15% P.S.)
F/F tfN versus D.C. loads and capacitive loading
(5% and 15% P.S.)
F/F tr versus number loads (15% P.S.)
F/F tr versus number loads and capacitive loading
(15% F.S.)
F/F tr versus number loads (5% P.S.)




Worst Case Triggering _15% P.S. tr = 200 nsec.
Worst Case Triggering _15% P.S. tr = 275 nsec.
Worst Case Triggering _5% P.S. tr - 200 nsec.
Worst Case Triggering !5% P.S. tr - 275 nsec.
Transient Circuit
INTRODUCTION
This report details _e analytical design and testing of a
Flip-Flop and Nand gate suitable for use in many spacecraft electronic
subsystems. _ The analysis is shown for a 500 K.C. and 50 K.C0 Flip-
Flop and a Nand gate. Particular emphasis has been placed on using
reliable parts, assuring operation under all worst case assumptions
and conditions, and in minimizing the power dissipation of the circuits.
The report contains the electrical specifications of the circuits under
the environmental and power supply voltage variations they can tolerate,
and the logical rules to be applied when using them. Piece part char-
acteristics and tolerances are shown and when critical to circuit
operation are specially speclfied,iif not covered in the standard piece
part specification. A digital computer (Autonetics - Recomp II) was
used in the D.C. analysis to determine, fan-out, input and output
currents and critical bias voltages in the circuits. The complete
computer analyses, along with descriptions, have been included. A
transient analysis using charge techniques has been used to determine
circuit delay, rise and fall times ......To prove the validity of the
analytical D.C. and transient approaches taken in the c_rcult design,
measurements have been made under given operating conditions. The
measurement data is compared against the computed values, with a general
good agreement existing between data measured and values computed.
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DESIGN EVOLUTION
The design evolution of the Flip-Flop and Nand circuits from
the first configuration considered to the final design is discussed
to give the possible circuit user a better understanding of the how
and why of the circuit configurations and the part values used. It
may also help the user avoid pitfalls that could occur by his re-
moving or changing parts that might not seem critical.
The performance goals for these circuits were that they be
able to operate at a 500K.C. repetition rate with the Nand requiring
about 5 mw and the Flip-Flop i0 mw of power. Their operation was
to be guaranteed over the temperature range of -10°C to +80°C and
with input power supply voltage variations of up to _15%. The com-
plexity of the circuits was to be kept to a minimum and only high
reliability parts used throughout the designs to assure maximum relia-
bility. On circuit fan out capability, it was at first specified that
the Flip-Flop and Nand outputs should each be able to drive the inputs
to i0 other Flip-Flops or Nands. It was found possible within the
power limitations to drive i0 Nand inputs. However, when considering
Flip-Flop inputs the A.C. triggering current required added to the
input current so that only 4 Flip-Flops could be driven by a Nand or
Flip-Flop. Rather than increase circuit power dissipation to drive
more Flip-Flops, it was agreed that an ability to drive 4 Flip-Flop
inputs was satisfactory. In addition to the Flip-Flop and Nand input
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Iloads, the ability to drive stray line capacitance was a require-
ment. An average capacitance of 50 pf per foot with an average line
length of 6 inches seemed a reasonable assumption. In the transient
analysis the response versus load is shown graphically so that the
response at any given D.C. and capacitive load can easily be
determined.
D The Nand configuration (Figure i) initially considered, was
the same as the final configuration used throughout the design. To
keep the number of different types of parts used to a minimum, the
first Nand circuit considered used diodes of one type throughout. The
initial rough worst case calculation of the OFF bias on the base of
the transistor of the Nand showed that under certain conditions when
the transistor was supposed to be biased OFF, it would actually be-
come biased ON. Rather than add a third diode which would reduce
the efficiency and reliability, it was decided to investigate using
different types of diodes. What was needed was a high conductance
diode (D3) to perform the input gating function and a low conductance
diode for the series diodes D I and D 2. Of the diodes supplied by
D Fairchild to JPL, the FD643 was considered for the high conductance
requirement and the FD306 as the low conductance diode. Using data
supplied by Fairchild, a worst case analysis showed that if the
diodes were specified at their operating points, the OFF condition
- 3-
of the Nand transistor could be guaranteed under all electrical and
environmental conditions. This being the case, the use of two types
of diodes in the Nand was decided upon. Also early in the design of
the Nand, the use of a 60,000 ohm resistor R 2 was considered in
place of the i00,000 ohm resistor initially used. The lower value
60,000 ohms was considered since it would result in a larger forward
voltage drop across the diodes D I and D 2 because of the larger bias
current. This would result in an even safer worst case voltage
existing on the base of QI' when QI is to be in the OFF condition.
However, in reducing to 60K, it was found that the required fan-out
of i0 Nand loads could not be achieved. R 2 was then given its ori-
ginal value of 100K and all final analyses in this report are based on
the 100K value for R 2. With R 2 having a value of 100K, it has been
found that in the worst case, the Nand can have a fan out of i0. Also,
when the gate inputs are such as to require QI to be in the OFF con-
dition, QI is guaranteed OFF under the worst operating conditions.
In the initial design, RI of the Nand had a value of 5.6K ohms. In
{O the computer D.C. analyses, it was found that larger values than
5.6K ohms could be used for R I and still meet the fan-out of i0 -
requirement. A value of 6.2K ohms was chosen since it resulted in
a lower power dissipation as well as adequate transient response of
the Nand.













The initial Fllp-Flop design considered was as shown in Figure 2.
With the particular arrangement of R5 and R9 and considering when
the side of the Fllp-Flop containlng Q1 is on, there is a forward
bias existing across diode D 3 under certain operating conditions.
This is especially true for maximum load on QI' This means that a
very small noise pulse appearing at the input could trigger the Fllp-
Flop, To avoid this, R 5 and R9 were rearranged to provide a voltage,
called VT in the analysis, which results in a back bias appearing
across the input diode D 3. The early triggering analysis showed that
under given conditions, the 47 micro-micro farad input capacitors
were insufficient to guarantee triggering of the Fllp-Flop by worst
case input signals, The input capacitors were therefore raised to
75 micro-mlcro farads each, making triggering certain under all con-
ditions. The enabling resistors R5 and Rg, and R6 and RI0 along with
the input resistors RII and RI2 were changed in value to result in
500KC repetition rate of the Fllp-Flop with mlnimum possible dissipated
power in these resistors, Referring to resistors RI3 and _14, it was
at first decided to eliminate these resistors since they did not
materially enhance the transient response of the internal Flip-Flop.
This is true because the turn-off current that does the Flip-Flop
switching is supplied through diodes D 3 or D4. However, in the sub-
sequent computer analyses, it was found that the OFF condition of QI
or of Q4 could not be guaranteed under worst case conditions. Looking
at the side of the Flip-Flop containing Q3 and Q4 as the OFF side,


























the OFF-base voltage on the base of Q4 would be determined as follows.
When Q4 is in the OFF condition, Q3 acts as an emitter follower because
of the_resistor tied to its emitter. This being the case, voltage at
the emitter of Q3 is determined by the sum of the base to emitter
voltage of QI plus the collector to emitter saturated voltage of Q2
minus the forward diode drop of diode D I and minus the base to emitter
drop of the emitter follower transistor Q3" Under worst case operating
conditions, that is, end of life and high temperature and assuming a
very high current gain for transistor Q3 even though its operating in
the low collector current range i.e., Ic _30 micro-amps, and assuming
the maximum high temperature end of life leakage for diode D4, it is
possible for the leakage current through D 4 to supply all of the required
base current for transistor Q3" Under these conditions, the leakage
current through D 4 into the base of the high beta transistor Q3 causes
the base and therefore, the emitter of Q3 to rise in the positive
direction. In the worst case, diode D I can actually become back biased
and the emitter of Q3 (also the base of Q4) sets at a positive voltage
significantly above that requirad to put Q4 in an undesirable active
region of operation. To circumvent this possibility, and to keep the
circuit efficiency as high as possible, the possibility of adding a
resistor from the base to emitter of Q2 and one across the base emitter
junction of Q3 was investigated. A value higher than 100K ohms could
have been used but since 100K ohn_resistors are already used in the
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circuit, this value was chosen. With 100K ohms, a forward bias is
guaranteed through D I or D 2 even considering the maximum end of life
leakage current through diode D3 or D4. The forward drop across diode
DI or D 2 is of sufficient magnitude to result in a forward voltage on
the base of Q4 or QI of less than + 0_3 volts. The approach is
acceptable because from much past data on the base to emitter voltage
of epitaxial transistors at the edge of conduction along with measured
data taken on 2N914 transistors during this study period, the + 0.3
volts forward bias for non-conduction is conservative. Putting the
100K resistor across the base to emitter junction had another desirable
advantage in that it did not decrease the efficiency of the circuit.
By this is meant that the current through the 100K resistor is all
delivered to the base of the buffer transistors for driving output
load. If they were connected from the base of the in-board flip-flop
transistor to Vb, it would result in the loss of about 40 micro-amps
of drive current to the inputs of the buffer transistor QI and Q4.
Multiplying this 40 micro-amps by the minimum beta of the outboard
transistors of 25 results in a loss of load driving current of about
i milliamp. Also for a given load that can be driven, triggering of
the flip-flop would be more difficult, since for that given load if
RI3 and RI4 were returned to -Vb, more internal current would need to ,
be flowing through resistors R I and R 2. This results in more current
- i0 -
being needed to be pulled out during the triggering of the flip-flop
which makes triggering more difficult. Although none of these reasons
make it absolutely necessary to connect RI3 and RI4 as indicated,
they do however make it more advantageous to do so. Before leaving
this point, one other consideration that was contemplated was the
possibility of specifying a _axlmum low current beta for the 2N914
transistor so that the base current into Q3 or Q2 would always exceed
the leakage current of diode D3 or D4. This was decided against on
the basis that if so specified, it would decrease the yield on the
2N914's that could be used, thereby increasing their price. There
would also be the possibility of 2N914's somehow getting into modules
that were not tested to this specification. The question of yield
could become a very serious one, as the manufacturer's of planar
epitaxial transistors improve
up at low collector currents.
All of the computer D.C.
their process to increase the beta hold-
analyses and transient analyses were
performed on the flip-flop with the final configurations shown in
Figure_ The only exception to this is the first computer run on
the flip-flop which was performed without resistors RI3 and RI4 in
the circuit. This was used only to determine diode and transistor

























+5v _15%, -3v _15%
-10°C to +80°C
_ ° +or +5v + 5%, -3v 5%
15% P.S. 5% P.S.
0.1v to 0.3v
2.5v to > 5.75v*
482_ a to 896X_. a
0.1v to 0.3v
2.5v to_5.75v*















0.1v to 0.3v 0.1v to 0.3v
4.25v to 5.75v 4.75v to 5.25v
482 _4_ a to 896 x_u,a DC 562164-a to 809._o a DC
2 _ sec. (when conditioning)
i_ sec. (when used as toggle)



















































































a. Up to 9 diode inputs
Nand Drives:
a. i0 Nands
b. 4 F/F (500KC)
c. 20 F/F conditioning inputs
d. i0 F/F (50KC)




b. 4 F/F (500KC)
c. 20 F/F conditioning inputs
d. i0 F/F (50KC)





Resistor: JPL hi-reliability part for IRC - CCM, or better.
_+4% tolerance, end of life, temperature and initial
value
Diode: JPL hi-reliability part for Fairchild diodes.
Additional Specification:
FD306 specified voltage drop @ 25°C of 0.525v
+50mv at 30_ a; T.C. 2.Smv/°C +0.2mv/°C
From -10°C to +80°C.
FD643 specified voltage drop @ 25°C of 0.550v
+50mv at 600_a; T.C. 2.375mv/°C +0.3mv/°C
From -10°C to +80°C.
specified voltage drop of > 0.15v @
IF = 4_u_a, T = 80oc. *
Transistor: JPL hi-rellability part for the 2N914.
Additional Specification:
Specified hFE of greater than 25, end of life at
operating current of 6ma and -10°C.
Vbe_ 0.410v @ Ic
Vbe < 0.690v @ Ic
Vce _ 0.2v @ I c
= 20 _.a., T =
-- 6 ma. , T =
= 0.4 ma., Ib =
80°C.*
80°C.*
0.12ma., T = 80°C. *
Capacitor: JPL hi-reliability part for Corning glass capacitors
CY series.
_5% tolerance for temperature, end of life, and
initial value.
* See Appendix D, Table VI for explanation•
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B. NAND
The Nand configuration is given in Figure i, Diodes DI and D2
_D306) were chosen to be of the low conductance type and diodes D3,
D4 (FD643) were chosen to be high conductance types. This guarantees
QI (2N914) is reversed biased when the input is low. The transistor
QI was chosen from the JPL high reliability parts list. Resistors
RI and R 2 were determined based on Fan-out/Fan-in ratio, bias current
through diodes D I and D 2 and the transient analysis. The extra input
lead provides a means for attaching additional inputs (total of nine).
The output has a large valued pull up resistor since an effective pull
up resistor is provided by the Nand and Flip-flop inputs. This
resistor is provided so that the collector is not left floating in
the "OFF" state.
i. D.C. AnalTsis
The equivalent circuits for the Nand in the "ON" and "OFF"
states are given in Figures 3 and 4.
Initially, the Nand equations were expressed with RI = i/g I
as one of the unknowns and Fan-out/Fan-ln as a known, In this manner,
an R 1 could be determined that satisifled a Fan-out/Fan-in ratio of
ten (JPL requirement). Based on the equivalent circuits of Figure 3
and Figure 4, the !following equation can be w_itten. (A glossary of
terms is glven/in!Appendix A).
-17°










IVo,_ a "o (_"
-V_,
i. gl (Vcc " Vce " VD I) " lin = "Ico" leo
+ Vce + VDI - VD2 - VD3 + Vb - IDL
R 2
2. Vbase = Vce + VDI- VD2 = VD3
3.
o
gl (Vcc " VD 4 - VD 5 " Vbe)
(Vcc - Vce - VDI)
0q97
Ib = Vbe + Vb
R2
- hFE(Vcc - VD4 - VD5 - Vbe _
1.03
= F _Vce +VDI - VD2 - VD3 + Vb) - IDL- Ico-leo 3
R 2
- hFE (Vbe+ Vb)
R2
5, hFE Ib - lifOl' = VCC - Vce
R4
The preceeding equations and the parameter list as given in Computer
Run #i (Appendix C) are first approximations (For explanation of
computer format and description of print out, see Appendix B). The
answers achieved by using these approximations yield a "ball park"
solution for the desired unknowns. The print out of Computer Run #i
yields the partial deriviatives and the solutions for this first cut.
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aQ
F of i0, the value of R I =
to 1.98K = 1/0.505 x 10"3:
Computer Run #i Conclusions:
i. The equations as written have the following unknowns:
a. gl = I/RI " the drive resistor
b. Vbase - the voltage appearing on the base emitter
junction when the transistor is off.
c. lin - the amount of current that is pulled out
by the input source.
d. Ib - base drive
e. I"o" - output current capability
2. From this computer run, it is seen that for a specified
i/g I varies from 76K = 1/0.13 x 10 -4
the 76K being the best case and the I_98K
being the worst case.
3. From the partials, it is seen that gl is quite sensitive
= -0.415 x 10 -9 Therefore, R 2 wasto parameter 16 (R2) , 2
increased from 60K to 100K. With this change, the value of R I varied
from 125K = 1/0.797 x 10 -5 to 15.6K = 1/0,642 x 10 "4. A substantial
increase in the value of R I is achieved by going to an R 2 of 100K.
Since the larger value of R I yields a substantial savings in power,
R 2 was left at 100K.
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4. With R 2 = 100K, hFE was decreased to result in a hFE of
20 at low temperature, From the print-out_ it is seen that in the
worst case, a negative resistor is required.
5. hFE was then increased to result in a hFE of 29 at -10°C.
The minimum value of R 1 increased from the 15.6K for a hFE of 25 to
15.8K for a hFE of 29. The resultant small increase of R 1 does not
seem to warrant an attempt to get a higher hFE.
6. Next, R 2 was reduced back to 60K and hFE was kept at 29
at -10°C. R 1 in the worst case was approximately 10K. However, it
was felt that changing R 2 from 100K to 60K did not warrant a requirement
for a higher hFE. The 100K would supply approximately 301/_a bias
through the diodes D 2 and D3 while the 60K would supply 50/_ a. This
difference of 20/a a would result in a ZXVbase of _ 50 my, It was
felt and verified by later computer runs, that using an FD643 for D 1
and FD306 for D 2 and D 3 and the 100K bias resistor could still guarantee
Q1 off in the worst case.
B. Section A yielded "ball park" values of the desired unknowns.
Realizing that the value of R1 would also be determined by transient
considerations and having the upper limit of R 1 (15.6K) from Section A,
the equations were written with R 1 a known and F as • unknown. Using




I. Ib = (Vcc - VD4 - VD 5 - Vbe)
R1
+ IDL - (Vbe + Vb)
R3
1 I"o" =hFE Ib - (Vcc - Vce)
R 4
e Power "o" = Vcc (Vcc - VD 4 - VD 5 - Vbe) +
R1








- (Vce + VD 1 - VD2 - VD3 + V b)
R3
Vbase = Vce + VD 1 - VD2 - VD 3
Power "i" = Vcc (Vcc - Vce - VDI)
R 1
+ V b .(V b + Vbase)
R 3
In addition, one other equation is necessary. This is the




*g co + leo +IDLi
* gl and g3 were used for ease of putting equation into computer
format and to allow the R I of the driving stage to vary in the
opposite direction than that of the stage being driven.
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b, Computer Run #2 Conclusions:
i, The equations as written, have the following unknowns:
a. lin - the amount of current pulled out by the input source.
b. Vbase - the voltage appearing on the base emitter Junction







Ib - base drive
F - Fan-out/Fan-ln
I"o" - output current capability
Power "i" - power being dissipated when the output is high.
Power "0" - power being dissipated when the output is saturated.
The currents fin , Ib, and I"0" were solved for in order to




fin = 398/u a
Vbase _ -0,33v
Ib = 2631_ a
F _ 39
I"o" = 15,7 ma.
Pw."I" = 3.1 mw
Pw."o" - 2.49 row.
From the computer run partials the following results are noted:
I._P w "i" - 0_93 mw/volt - a one volt change causes a one
Vc c milliwatt change in power.
- 23 -
C •







_VD 2 , VD 3
Z_Vbase = 2.43 mv/°C
T
4, z_F = 0o66/unit
- a one volt increase causes an increase
of 5 in Fan-out/Fan-in.
- Vbase changes an equal amount with
VD 1 and (VD 2 + VD3).
- for an in crease in hFE If 1.5,
F increase by i (one aadltional
load)
Vbase maximum is negative -0.02. Under worst case condition,
the base emitter junction is still reversed biased• A noise
pulse of _r_ _han _ 0.3v would be required to trip the Nand.
d. Fan-out/Fan-in minimum is i0_8_
drive 10.8 DoC. loads°
e. I"o" minimum is 3.6 ma.
f ,
,
With R I = 10K, the Nand can
This is low when consideration is given
to A.C. loading (one F/F_ 1.4 ma.). In order to be able to
drive at least four flip flops, I"o" minimum will have to be
increased to at least 5.6 ma.
Power dissipation - the maximum power dissipation occurs when the
output is high ("i"). From the computer run, the worst case
value is 3.1 mw.
In the second print out of computer run #2, R I was changed to

















Vbase minimum remained -0.02.
expressed as voltage sources.
This is due to the diodes being
The equation unknowns are the same as for Computer run #2.
c. Fan-out/Fan-in minimum increased to 11.6.
d. I "o" minimum increased to 6.5 ma. worst case. This drive
capability is sufficient for four flip flop loads.
e. Power dissipation - the maximum power dissipation is 5.02 mw
worst case.
A third and final computer run was necessary in order to substitute
in the correct operating points for DI, D2, D3, D4, D 5, Vbe using
the bias currents obtained from Computer Run #2. The same equations
were used as in Computer Run #2, the difference is in the parameter
list, plus some minor terms that had been left out of the previous
computer run.




Iin - 663/_ a.
Vbase = -0.32 v
I b = 465/_ a
F = 38
I"o" - 25 ma.
Pw "i" = 3.5 mw
Pw "0" - 2.6 mw
b. Vbase maximum is positive 0.01 volts. Therefore, under worst
case conditions, Q1 is still guaranteed off.
c. Fan-out/Fan-in minimum is ii.0. The requirement of at least
F - I0 is met.
d. I"0" minimum is 6.3 ma. This remains sufficient to trigger
four flip flops.
e. Power Dissipation - the maximum power dissipation is 5.2 mw
worst case.
3. In the second print out of Computer Run #3, the power su_lles








IVtoVt = 25 _a.
- 26 °
PW "i" = 3.5 mw
Pw "o" = 2.6 mw
b. Vbase maximum remains the same +0.01. This is due to the repre-
sentation of diode drops as voltage sources and not as a function
of current. No attempt was made to factor this in for this run
since this would lead to an improvement and Q1 is already
guaranteed off.
c. Fan-out/Fan-ln minimum increased to 12.5 worst case.
d. I"l" minimum increased to 8.25 ma.
e. Power Dissipation - The maximum power dissipation decreased to
4.3 mw worst case.
D.C. Analysis Conclusion:
The final computer run (Computer Run #3) contains the final
circuit values and worst case circuit solutions. Solutions were
given for both _ 15_ and _ 5% power supplies. As can be seen from
the results, a large improvement is gained by decreasing the power
supply tolerances.
The computer analysis was based on two different type diodes
(FD643 and FD306) having the forward voltage drop tightly specified
at a particular current level.
2. TRANSIENT ANALYSIS NAND
(See ParDs-L_s@_p. 14).
a. StoraKe Time: the time required to pull out the stored charge
is given by:
- 27 -
ts ffiTb in Ibl + IB2
IB2 + Ibs
Equation 6 - Appendix E
i. Nominal
Using Computer Run #3 to obtain nominal values -
Ibl = 465/ a
fin ffi663/_ a
hFE = 55 (from specification sheet)
IB2 = 35 _a
Ibs = 4 x 663
55
,_ a -- 48.2//t4a assuming four loads
=_ 413 nsec. (from spec. sheet)
13 x 10 -9 in 500 ffi23.2 nsec.
83.2
• Worst Case (/ 15% Power Supplies)
ts ffi "_ s in Ibl + IB2
0.69 Ibs + IB2
Worst case occurs at maximum Vcc, minimum Vb, and high temperature.
_s < 20 nsec. from spec. sheet
Ibl ffi699/_ a from best case in Computer Run #3
IB2 = 29_ a
Ib3 ffiIo min. (at above condition) ffiVcc - VD - Vce
hFE R I , hFE
since Ibs occurs for the case of one D.C. load.
hFE mmx. = 120 + 120 x 55 x .009 = 120 + 59.5 - 179.5
- 28 -
Ibs = 5.75 - 0.593 - 55 x 2.25 x 10 -3 - 0.2 - 4.4/_ a
6.45 x 103 x 179.5
ts _ 20 x 10 -9 in 699 + 29 = 29 x 10 -9 in 20.8
0.69 4.4 + 29
ts _88 nsec.
3. Worst Case (_5% Power Supplies)
"_'S < 20 nsec.
Do
m
Ibl = 612 _a




29 x 10 -9 in 18.9
Fall Time (voltage rise tlme_*- The fall times of interest are:
increase possible repetition rate.
The fall time is calculated assuming no help is derived from the
diode capacitances. This is a realistic assumption since the FD306
is a falrly low capacitance diode and the diodes "see" • very small
V across them.
•Traditionally transistor fell time is transistor turn off time which
in this case (NPN transistor) is circuit voltage rise time.
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i. The time the voltage rises driving the fllp-flop only.
2. The time the voltage rises until it reaches Vbe + VD4 +
VD5 - VDI - V c when driving Nands and flip-flops.
3. The worst case condition of driving the Nands and one F/F
input. This is a repetition rate consideration and any F/F
input loads greater than one, will decrease the tf and thus
ts _ 85 nsec.
The fall time equation is given by:
a
+ hfe RL Qc] in IB2 + Ibs
Vcc J IB2
since hfe RL = I
Vcc Ibs




In order to check the validity of the equation for the Nand, the
nominal solution was calculated and verified in the laboratory.
I. Nominal
_a = i = i
2 TF fT 2 "_" 500 MC
ffi0.32 nsec.
hfe = 55
IB2 = 35/_ a
Ibs ffi4 x 663_a = 48.2_a.
55
assuming four loads
Qc - 1.2 Cob Vcb - 1.2 x 4.5 x i0 "12 x 5 - 27 x I0 "12
if a pull up resistor is used
tf ffi 0.32 nsec. + 27 x 10 "12
48.2 x 10 "6
in 35 + 48.2
48.2
= 0.56 x i0 =6 in 1.725
- 0.3p sec. (0.3/sec
point)
. x 0.9 for observed value at 90%
Measured value in laboratory = 260 nsec. letting collector
swing to 90% Vcc .
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2 Worst Case (_ 15% Power Supplies)
Worst case occurs at maximum V b (-2.55v), minimum Vcc (4.25v)
low temperature (-10°C), and minimum hFE. Using the worst case
solutions when I "o" is minimum (Computer Run #3), the following
solutions are obtained:
li___nn= 524.8p a
(This is the same for either a Nand or a F/F
input, since the input circuitry is identical).
F -- ii.0
Io = 6.3 ma.
In order to solve for I
0
is used.
when Vb is maximum, the partial I o
Vb
= -0.55 x i0 -3 from computer run
z_V b
/xV b = 2 55 - 3.45 - -0 9v
2kl = 0.55 x 10 -3 x 0.9 ffi0.495 x 10 -3
O
Io (at V b = 2.55) - 6.3 ma + 0.495 ma. - 6.8 ma.
lin = -0 1 x 10 -4
l__nn(at V b | 2.55) | (524.8 4" 9)p a | 534p |.
Qc = 1.2 x 6 x 10 "12 x 4.25 = 30.6 x 10 -12
hfe = 25




IB 2 = R3 = 31p a.
Ibs = number of loads x lin = <# + *) z--x5534f a =
hFE
(# + *) x 21.4/_ a
# = number of Nand loads
* = number of F/F inputs.
F/F D.C. Loading
Using Equation 9, Appendix E for turn off time and considering
D.C. loading only.
tf(F/F) = 0.9 0.53 nsec. + 30 6 x 10 -12 in
* x 21,4 x 10 -16
31 + * x 21.4
31
Note: Multiplying times 0.9 yields actual measured 90% value•
A plot of worst case turn-off time (tf) versus the number of
F/F inputs is given in Figure 5.
b. D. C. (F/F) and Capacitive Loading
In order to factor in the capacitive loading, the worst case
turn-off time is taken as the sum of two times: the D.C. tf and
2.3 x RL C s. The 2.3 term yields the time at which RL C s is at 90% of
finalvalue.
x • \ +
tf(F/F) 0.9 L • -J 31
14.7 x 103 x C s Equation 12

























































Example: For the case of eight (8) loads and i00 pf, the worst
case turn-off time is given by:
tf(F/F) = 0"9 _0"53 + 30 6 x i0"12 6_ In 31 + 8 x 21"4+8 x 21.4 x i0" 31
1.83 x 103 x i00 x 10 "12
= 0.62psec.






Figure 5 is not valid for Nand D.C. loading. In the case of
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Nand D.C. loading, the loading changes once it reaches Vbe + VD4 +
VD5 - VDI = Vc • If the fall time is assumed to be exponential
(realistic since it is essentially an RC charging) then tFN can
be solved for as follows:
V c = Vc___c (i - e - t_N x 2.3/tf)
V c = 0.78 + 35 x 1.7 x 10 -3 + 2 (0.66 + 35 x 2.5 x 10 -3 ) -
0,485 - 35 x 2.25 x 10 -3)
= 0.78 + 0.0595 + 1.32 + 0.175 - 0.485 - 0.079
ffi1.57v
1.57 = 4.25 (i - e " tfN 2.3/tf)
where t___f is the time constant of the driving waveform. The 2.3
2.3




tfN - 0.217 tf letting * of Equation 12 equal # + *




































































d. D.C. (Nand_ and Capacitive Loading
tfN is calculated in the same manner as part c.
tfN = 0.217 tf
Figure 8 is a plot of tfN versus D,C, and capacitive loading.
e. Nand and F/F Loadin_
The condition of driving a combination of Nands and F/F's is
the combination of two times: tfN and the time required to rise from
Vclam p to 90% Vcc. This time tf is given by:
r--
_0.53 x 10 -9 + 1.43 x i0"6_ in 31+ 21.4 (# + *) +
tf = 0.217
L #+* -J 31
F0.53x 10-9+ 1.43x lO'6 ln31+ 21.4x *0.773 +
t_





tfN + 0.78 tf
For the worst case of no Nands, one F/F input and 30 pf
stray capacitance:
tf = 1.09_ sec. from Figure 6. This is sufficient to guarantee
500 KC operation.
3. Worst Case _5% power supplies)
Using the !5% power supply print out of Computer Run #3, the






































































































AI o = -0.55 x i0
Z_Vb = -0.3 v
_Io = 0.165 ma
Io = 8.415 ma.
-0.i x 10 -4lin =
ZXV b
z_lin = 3/Ms
li__n = 608/_ a.
Qc ffi1.2 x 6 x 10 "12 x 4.75 = 34.2 x 10 "12
Ibs = (# + *) lin = (* + #) x 24.3/_ a.
hFE
F/F D. C. Loading
34x2 x I0"12 2tf(F/F) = 0.9 0,53 nsec. + , 24.3 x i0 "Ib In 34 + "34x 24.3
A plot of worst case turn-off time (tf) versus the number of F/F
inputs is given in Figure 5. (Note: the _5% and _15% Power Supply
curves are approximately the same, therefore, only one curve is shown--
this was also verified in the laboratory).
b . D. C. (F/F} and Capacitive
The capacitive loading was
Loading
factored in the same way as for the
±15% Power Supply case. A plot of tf versus D.C.
loading is given in Figure 6.
and capacitive
- 39 -
c. Nand D.C. Loadln_
This case of the Nand D.C. loading for the !5% power supply is
similar to part c of the _15% P.S. case. The resulting curve is
approximately the same curve as Figure 7.
d. D.C. (Nand} and Capacitive Loadin_
Since tfN is approximately the same for the _5% power supply
case, the condition of capacitive loading is also the same as given
in Figure 8.
c. Delay Time
During the delay, the depletion regions are charged by the
driving source. The expression for the delay time is given by:
= tri (Qe + Qcd if td /_ tr Equation (i) Appendix E
tdr ib
tdr = Qe +ibQCd + -_--trif t d > tr
Refer to Appendix E for derivation.
Equation (2) Appendix E







= 1.67 Cih Vbeof f = 1.67 x 6 x 10 -12 x 0.32 = 3.2 x 10 -12
= 1.2 Cob ZXVeb -- 1.2 x 4.5 x 10 "12 x 0.32 - 1.73 x 10 -12
-- tfN of driving source -_I00 nsec. for four loads and
50 pf stray capacitance on Nand output





Worst Case (_15% Power Supplies)





in laboratory = 45 nsec.
Vb, and low temperature.
= 262/_1 a
ffi1.67 x 9 x 10 "12 x 0.65 = 9.8 x 10 "12
= 1.2 x 6 x i0 "12 x 0.65 = 4.7 x 10 "12
tfN = 0.225_sec. for Worst case of I load and 30 pf
on Nand output
tdr = 158 nsec.
3. Worst Case (+5% Power Supplies)
Ib = 342p a.
Qe ffi9°8 x 10 -12
Qc = 4.7 x 10 -12
tfN ffi0.225
tdr = 138 nsec.
d. Rise Time (Voltage Fall Time)*
The time required to saturate QI is given by:





Ibl = 465_ a.
a - 0.3 nsec.
* Traditionally transistor rise time is transistor turn on time
which in this case (NPN transistor) is circuit voltage fall time.
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Qc = 1.2 x 4.5 x 10 -12 x 5 = 27 x 10 "12
Ibs = fin x (# + *) = 663 x 10 -6 x 4 = 48.4_
hfe 55
four loads
tr = _0.3 x i0-9 + 0.557 x I0-6_ in 1.12
= 61 nsec.
assuming
55 nsec. observed in laboratory
2. Worst Case (_15% Power Supplies)
Since the rise time is of interest in connection with the
F/F triggering, the worst case conditions are low power supplies
and low temperature.
a. D.C. Loading Only
Ibl = 261_I a.
& a = 0.53 nsec.
Qc = 1.2 x 6 x 10 -12 x 4.25 = 30.6 x 10 -12
Ibs = lin x (# + *) = 525 x 10 -6 (# + *) = 21 x 10 -6 x (# + *)
hfe 25
tr = _.53 x I0-9 + 1.455 x I0-6]I n 261(# + *) 261 - 21 x (# +*)
Figure 9 is a worst case plot of tr (turn on time) versus number
of loads for D.C. loading only.
b. Capacitive Loading
In order to include the effect of capacitive loading, an




























































supplied to the base then will be the sum of Qc plus Qs"
is the stray capacitance charge reflected to the base.
rise time equation can be written as:
tr = _a + Qc + Qs] In Ibl




Qs = Cs (Vcc - Vce)
hfe
For the worst case condition being considered:
F--
tr =[0.53 x 10 -9 + 1.455 x 10 -6 + 7.9
L #+*
261




x 103 Cs_ in
Consider the worst case conditions of 4 D.C. loads and
I00 pf stray capacitance.
= 562 nsec. in i_475
= 218 nsec.
Figure i0 is a plot of tr versus D.C. and capacitive loading.
+ oWorst Case (_5% Power Supplies)
a. DoC. Loading Only
Ibl = 342 _ a.
_a = 0.53 nsec.
Qc = 34.2 x 10 -12
= 24.2 x 10 -6 x (# + *)Ibs
tr = [0.53 x i0-9 + 1.415 x i0-6_In#+ .
342














Figure ii is a worst case plot of tr versus number of loads
D.C. loading.
b. Capacitive Loading




342 - 24.2 x (# +*)
Figure 12 is a plot of tr versus D.C. and capacitive loading.
D e. Turn Off Delay
The turn off delay (tod) is the time required to forward
bias D I and thus, start pulling out base drive. The total
turn off delay is the sum of tod .plus ts. Assuming tr
of the driving stage to be an exponential, the turn off delay
i_ given by
tod =_t r In VQ
2.3 Vcc
VQ = voltage at which time base
current is pulled out.
VQ = Vbe + VD4 + VD5 - VDI
2.3 - this term comes from the assumption
that t is measured at the 90% point.
r
i_ Nominal
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tr ffi55 nsec. for four D.C. loads as calculated previously
tod = -23.9 x 10 -9 in 0.272
= 31.1 nsec.
Worst Case (+157o Power Supplies)
Worst case occurs at low power supplies and low temperature.
VQ = 0.63 + 1.3 x 10 -3 x 35 + 2 x 0.55 + 2 x 35 x 2.0 x 10 -3 - 0.593
-35 x 2.6 x 10 -3
ffi1.23v
rod = -t r in 0.29 ffi0.54 tr
2.3
tod ffi 0.785 x 10 -6 + 4.27 x 103 C s in 261
# + *
Figure 13 is a plot of worst case tod versus D.C.
loading.
t s can be assumed negligible for total
since worst case occurs at minimum
low temperature.
Worst Case (+570 Power Supplies)
VQ - 1.23v
tod - -t_/._r in 0.259 -
2.3




x 103 x Cs in
Figure 14 is
261 - 21 x (# + *)
and capacitive
turn-off delay time
power supply voltages and
a plot of worst case
342
342 - 24.2 x (# + *)






























































The flip flop configuration is shown in Figure 154 Transistors
Q2 and Q3 perform the flip flop memory function while transistors QI
and Q4 buffer the internal flip flop from the output load. Cross
coupling diodes D I and D2 provide more efficient cross coupling than
resistors. Diodes D I and D2 could be eliminated except for the fact
that the OFF condition of Q1 or Q4 could not be guaranteed under all
operating conditions, For example, when Q4 is OFF the bias on the
base of Q4, Vl is determined by the difference
V I = (Vbe I + Vce2 ) - (VDI + Vbe 3) (Equation i0)
Vbe I and Vce 2 are for the ON condition of QI and Q2, and VDI and Vbe 3
are for the simultaneous OFF condition at Q4" At this time Q3 operates
as an emitter follower with R8 performing the emitter current sink
function. RI4 guarantees a forward current through diode DI even for
the worst case leakage current through D4 at the highest operating
temperature (+80°C), and a very high beta transistor for Q3' i.e.,
Ib3 0_a. This forward current through D I guarantees a value for
VDI which when entered in Equation i0 yields a value for V I less than
+0.3 volts. If D I did cut off, the base of Q3 could go more positive








Q3 would then follow and forward bias Q4 to the point of conducting
significant collector current
A maximum of +0.3 volts on the base of Q4 in the OFF condition
was chosen on the basis of past experience with transistor Vbe voltages
and the measurements on the 2N914 transistor at very low collector
currents shown in Table I. This table shows that at +80°C. Vbe must
be around +0.34 volts to support even i/_ amps of collector current.
Triggering of the flip flop is accomplished by the negative
edge of signals applied to the cathodes oz u7 and D8 =L_d ....
through diode D9. Resistors R6, RI0 and R5, R9 provide voltage dividers
so that if an enable signal exists at the cathode of D5 or D6, a
threshold voltage exists at the cathode of D 3 of D4_ This threshold
voltage provides a back bias across D3 or D4 which must be exceeded
along with the diode forward drop before the input signal can trigger
the base of Q2 or Q3' This provides noise immunity to spurious noise
pulses existing on the input lines. Except when the D. C. reset signal
is present, D9 is back biased resulting in less than 1o5 pf for coupling
noise from the reset line to the input of Q3"
Resistors RII and RI2 pull up the anodes of D7 or D8 when the
transistor supplying the input signal turns off.
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i. F/F Do C_ ANALYSIS
In the D. C_ analysis it is assumed that the flip flop half
containing QI and Q2 is;ON and the half containing Q3 and Q4 is OFF.
Figure 16 is the equivalent circuit for the flip flop with this
assumption. The circuit elements along with the unknowns are shown
on this diagram.
RI3 and RI4 were added later to the design when it was found
that V I could be unpredictable, when considering the worst case of
end of life, high temperature leakage of diode D4, and high temperature
high beta for transistor Q3, i.eo, IDL 4 could exceed Ib3 and therefore
D I would not be biased on. The first computer run, whose main purpose
was to obtain the bias currents of the transistors and diodes, was
without these resistors. However, this has little or no effect on
most of the unknowns. Its primary effect is that in the high temperature
worst case it makes 15 positive.
a. Computer Run #4 - 500 K. C. Fllp Flop
The equations for the first flip flop
follows:
V Vbe I . Vce 2
II = _ -
R 1
computer solution are as
(I)
12,,



















Vcc - VD 5 - Vcel + IDL 3 R5
RS+R9
(4)
15 ffiIb3 - IDL 4
(5)
Ib2 - 12 = IDL 3 - hFE 3 Ib 3
Ib_ = I1 - 15 + Ib2 -
Vb + Vbe I
L_7




VT = -IDL 3 R5 + VD 5 + Vce I + R5 14
(9)
VI = Vbe I + Vce 2 - VDI - Vbe 3
(i0)
Io = hFE IIb I - 13 - 14 + IDL 3
(II)
p = Vcc (Ii + 12 + 13 + 14 + Ico 4 + IDL 4) +
Vcc (Vcc - Vce I - VD./) + Vb
RII
i
Ib3 = hFE 3 + I
(vl +vb) + Vb (Vbel+Vb) (12)
R8 R7
vb + Vbel +Vce 2R8
. VD 1 . Vbe 3 - Ico4" le_
ti3)
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The unknown currents in the solution were needed for determining
the deliverable output current at the output of the flip flop, the total
dissipated power, and the flip flop transient response. The voltages
solved for were used for determining the bias, V I on Q4, the triggering
threshold voltages, VT, and V2o
The part assumptions and first computer run are shown in
Appendix C - Computer Run #4. The part parameters are given a Nominal
value, Minimum value and Maximum value at 25°Cwhich is largely a
function of part manufacturing tolerance and end _f ]_fe degradation.
Also where there is a strong part temperature dependence as for transistor
Vbe, betas and diode forward voltages, a term is added to the parameter
to take this into account. For instance, VDI , the forward voltage
across diode D I is expressed in the computer equations as:
VDI = VDI N - T. C. I (T - 35)
VDI N is the forward diode drop for that particular diode at its bias
current at 25°C. It is inserted into the computer with a maximum,
minimum and nominal value. T. C. I is the temperature coefficient of
diode D I at its bias current. It is also given a minimum, maximum and
nominal value° T is temperature plus ten degrees centigrade.
the formula it can be seen that at 25°C, VDI = VDI N.
From
This first computer run was for a ±15% power supply, and ±3%
resistors. The assumptions for the betas of the output transistors
- 58-
QI and Q4 were the same as for the NaMd(: since the transistor operating
points are about the same for both circuits.
Nominal Solutions
Io = 28.6 ma.
P = 8.7 mw.
V I --+0.05 volts
VT = 1.96 volts
V2 = 1.48 volts
T 4"" T. = i_l._l, ,too
-c: 2 ..-v -I
= 0 22 ma.
Ib2 •
Ibl = 0.53 ms.
Ib3 = 1.8_a.
The first computer run besides giving the operating currents
for the transistors and diodes, showed that:; in the worst case 15 could
be negative as mentioned previously. It also showed that the nominal
flip flop dissipated power would be about 8.7 mw with a maximum of
12,9 mw and a minimum of 5.5 row. The wide range in power being mostly
a function of the wide power supply tolerances assumed, i.e., +157..
b. Final Computer Analyses - Fllp Flop
The equations from the first :computer analysis were modified
to include RI3 and RI4 and in a few cases modified to make the terms
in the equations shorter. Some difficulty encountered with the computer
- 59 -
was traced to overloading the computer memory with too many items per
term in one or two of the equations. All computer analysis except
for the first, use _4% resistor tolerances. The _4% includes initial
temperature and end of life tolerance.
The final equations are as follows:
Vcc - Vbe I -Vce 2
I 1 =
R1







Vcc - Vce 1
R 3









lb2 = 12 + 1DL 3 - hFE 3 Ib 3 RI3
Vbe 2 _ Vb + Vbe I
Ib = I 1 - 15 + +- R71 Ib2 RI3
(6)
(7)
V2 = Vbe I + Vbe 2
(8)
VT = -IDL 3 R 5 + VD 5 + Vce I + R5 14
(9)




IO - hFE 1 Ib I - 13 - 14 + IDL 3
(ii)
P = Vcc (I I + 12 + 13 + 14 +Ico 4 + IDL 4) +
Vcc (Vcc - Vce I
RII
. i
Ib3 hFE 3 + i
- VD.]) + Vb (V I + Vb )+ Vb (Vbel + Vb)
R8 R8 (7)*
+ Vbel + Vce2 - VDI - Vbe 3 .
R8





i. Computer Run #5 - 500 K. C. _+15% Power Supplies - Conclusions
Appendix C - Computer Run #5 contains the determination of diode
and transistor parameters. The bias currents in general were taken
from the first computer analysis and the actual values for the para-
meters at these bias points either from measured data Tables I through
IV, Appendix D, the plotted transistor saturation characteristics,
Appendix D, Fairchild specifications and applicatlon curves, or special
specifications that will be placed on the device, such as the beta of
the 2N914 transistor. All resistors were given a +4% tolerance including
Inltlal, temperature, and end of life drift tolerance. Appendix C -
Computer Run #5 is the computer analysis using these part parameters
and !15% power supplies_
0 Nominal Solutions
Io = 29.3 ma.
P = 8_5 mw.
VI = 0,07 volts
VT = 1.92 volts
V2 = 1.42 volts
2. Minimum Io is 6.8 ma.
3 l_n of the Nand under the same condition is _600_. Therefore
• - q
the F/F can drive ten Nand loads°
4. Maximum power is computed as 12.8 mw, an increase of about 50%
over the nominal power. This is understandable since maximum power
is at maximum power supply voltages. A 15% increase in power supply
voltage will result in over a 30% increase in power dissipation•
5. V I maximum, the OFF bias on the base of Q4 computed as a maximum
of 0.294 volts° The data Table I - Appendix D shows this to be adequate
to guarantee that Q4 will be in the OFF condition.
6. VT - V 2 plus the forward voltage drop across D3 must be exceeded
to pull most of the Ib2 current (since Q2 is so heavily saturated)
through D3. This gives the flip flop noise immunity voltage to noise
pulses on the input lines. The maximum computed VT would occur under
the same conditions as that for the maximum V2, i.e., minimum temperature,
maximum Ibl , Ib2 , Vcel, Vcc, and Io. Conversely the minimums would
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occur at maximum temperature, minimum Ibl , Ib2, Vce, Vcc and Io.
Therefore, noise ir_nunity voltage, VNI , using the maximum values for
VT and V2 is:
VNI = VTmax - V2max + VD3
= 2.3 volts - 1.7 volts + 0_6" = 1.2 volts
Noise immunity voltage using the minimum VT and V2 voltages is
VNI = 1.5 volts - 1.2 volts + 0.3 volts**= 0.6 volts
Since V2 is a function of two diode drops versus only one diode
dro F for VT, and VT is mostly a function of Vcc and the divider R5 an_
_, the above two values for VNI are not the worst case. Worst case
would occur at minimum, temperature, Vcc, Io, R5 and maximum R9. Under
these conditions VT would be calculated as follows:
computer run is 0°2 ma. Then at 0.2 ma,
VD5 = 0.46 volts
Minimum 14 from
+ 2.5 mv/°C x 35 ° = 0.6 volts
Vce I = 0.i volts @ Io of one load (normal offset voltage
of 2N914 is about 80 my)
L • • -_
R5 = 4.7 K x 0.96 = 4.5 K
vT-- VD5 + Vcel+ R--5
= 0.6" volts + 0.i volts + 0.2 ma x 4,5 K
= +1,6 Volts
*ID3 _ _ = 0.37 ma. From Fairchild curves VD 3 - 0.5 volts + 2.3 mv/°C
x 35.
**ID3"_ Ib2 = 0.12 ma and @ +80°C. From Fairchild curves, VD3 - 0.44 v -
2.8 mv/°C x 55.
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Under the same conditions V 2 is as follows. The minimum value
of V 2 is the value required here except for the fact that it occurs at
maximum temperature. Multiplying the maximum temperature coefficient
for Vbe I and Vbe 2 times the difference in temperature from +80°C to
-10°C and adding this to the minimum V2 from the computer runs results
in the sought for value of V2. Then V2 = 1.2 volts + 2 x 2.5 mv/°C
x 90 ° = 1.6 volts. The minimum Ib2 from the computer run is 0.12 ma.
At low temperature then VD3 is 0.44 v + 2.55 mv/°C x 35°C = 0.53 volts
at a current o_ U.IZ ma. The worst case VNI is then
VNI = 1.6 volts - 1.6 volts + 0.5 volts
= 0.5 volts
To trigger the flip flop it will actually take a larger noise
voltage at the input when it is considered that a noise pulse will not
have a 0.0 _ sec rise time and will therefore be attenuated through
the capacitor CI.*
ii. Computer Run #6 - 500 K. C. !5% Power Supplies - Conclusions
Appendix C - Computer Run # contains the 500 K. C. flip flop
analysis with a !5% tolerance on the +5 volt and -3 volt pow_ supplies.
• The nominal solution will be the same as the previously discussed computer
analysis since none of the nominal parameters were changed.
*Table V contains laboratory measurements of V2 and VT over the temperature
_a_g_ (-!0°C to _o_
.... +8u uj, the power supply voltage range (_i5%) and minimum
and maximum output load conditions. The measurements show at least a
0.2 volt back bias across the diodes (D3 or D4) under all conditions.
This results in a VNI of about 0.7 volts (measured worst case) at the
flip flop side of the input capacitors.
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2. Minimum Io is 8.7 ma.
3. Maximum power in this case is 10.6 mw. This is 2 mw above the
nominal power dissipation (8.5 row).
4. VI the OFF bias on the base of Q4 computes as in the previous
computer analysis since the diode operating points were not changed
from the previous run. Actually the limits on VI for a +5% power supply
will be narrower than for the +15% analysis is since the current range
through the bases of transistors QI and Q2 will be narrower. This will
result in an even safer worst case V!, i.e., V ! will be somewhat less
positive than the previously computed +0.294 volts.
5. VNI = VTmax " V2ma x + VD 3 (using maximum values)
ffi2.1 volts - 1.7 volts + 0.6 volts
= 0.7 volts
VNI = VTmi n - V2ml n + VD 3
1.6 volts - 1.2 volts + 0.3 volts
= 0.7 volts
The worst VNI for a +5% power supply will be close to the 0.7
volts value computed above, therefore the calculation will not be per-
formed as it was in i_ . Even in _ for a +15% power supply the VNI
computed for minimum VT and V2 was within 0.I volt of the worst case
minimum.
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65 K. C. Flip Flop
To save power in applications not requiring a 500 K. C. repetition
rate in a flip flop, the conditioning resistors R5, R9, RII and R6, RI0,
RI2 were increased in value. The ratio of R5 to R9 and R6 to RI0 were
kept the same as before so that the triggering analysis performed for
the 500 K. C. flip flop would change very little. Actually since the
equivalent resistance on the flip flop input side of C I and C 2 has
increased substantially triggering is even more certain.
Rq and RI0 were set equal to i00 K (since i00 K resistors are
already used in the Flip Flop and Nand). Then for the same ratio as
i00 x 47 K = 39.2 K -- R6, RII and RI2before between R9 and R5, R5 = _
120
were set at 39 K, since 39 K resistors are used elsewhere and the saving
in power in going from 39 K to 62 K is only about 0.2 mw.
iii. Computer Run #7 - 65 K. C. Flip Flop _15% Power Supplies -
Conclusions
The equations and part parameters except for changes in the values
of the conditioning resistors were the same as used for the 500 Ko C.
computer analyses.
i. Nominal Solutions
Io = 29.5 ma
P = 4.5 n_ (Compared to 8.5 mw for 500 K. C.
flip flop)
VI = 0.07 volts (Same as previous analyses
nothing changed to alter VI)
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VT = 1.9 volts (Same as previous ratio of R5
to R9 was not changed)
V2 = 1.4 volts (Same as previous ratio of R5
to _ was not changed)
2. Minimum Io is 7.0 ma. As expected this is only slightly above
500 K. C. value of 6.8 ma (increasing conditioning resistors requires
less current from buffers QI and Q4)"
3. Maximum power is 6.9 mw compared to 12.8 mw for 500 K. C. fllp
flop. Minimum power at minimum power supply voltages is 2.8 mw.
4. Vl_ computed "-_
were made to the flip flop.
5. The values for the noise in_nunity voltages, VNI will be the same
as for the 500 K. C. computation with _15% power supply.
iv. Computer Run #8 - 65 K. C. Flip Flop _5% Power Supplies
The equations and part parameters except for the values of the
conditioning resistors were the same as used for the 500 K. C. computer
analyses.
Nominal Solutions
The nominal solutions will be the same as the nominal solutions
for the 65 K. C. computer analysis ±15% power shown in iv.
Minimum Io is 8.9 ma.
Maximum power dissipation is 5.7 mw.
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2. FLIP FLOP TRANSIENT ANALYSIS














The transient analysis of the flip flop is divided into two
parts, a determination of the loop time* of the flip flop containing
*Loop Time - is defined as the time interval between the start of a
triggering signal (turn off) at the base of the flip flop ON transistor
to a point in time where the input signal could end and the opposite
transistor of the internal flip flop would be guaranteed to go from the
active to the saturated state.
Loop time is of importance because it gives the minimum amount of tim___.ee
the input signal must pull down the input of the transistor being turned
off if the flip flop is to change state.
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transistors Q2 and Q3; and the delay, rise, storage and fall times of
the output buffer stages QI and Q4.
a. Inner F/F
i. Calculation of IB2
The maximum flip flop loop time analysis starts by assuming
transistors QI and Q2 are saturated (ON), Q3 is acting as an emitter
follower and Q4 is in the OFF state. The power supplies are assumed to
be at their low values, i.e., 5 volt supply, at 4:25 volts and the
ambient temperature at ,10°C. The reasons for these choices are that
transistor currents are smallest at low power supply voltages, therefore,
in general, circuit speeds decrease and at the low temperature, beta
is lowest and Vbe drops are ni_li=_, Lvth tending _ _ase circuit
transient response. As the input swings from +4.25 v to +i.0 v, D4
does not conduct, it remains reverse biased because the steering voltage
is at its high level. D3 becomes forward biased and conducts. It diverts
the base current, Ib2 from Q2 and supplies a reverse turn off current
(IB 2) to Q2 o Besides just diverting Ib 2 from Q2, Ein also pulls down
the collector of Q3 through diode D2. The importance of this point will
become more evident when the turn on time of Q3 is determined. To
calculate the minimum value of IB2, it will be necessary to determine
the minimum current through CI, ICl, and subtract the maximum Ib 2 and the
maximum current through the steering resistor R9 at low power supply
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voltages and low temperature° The minimum current through C I for a
ramp Ein voltage with a 0.2 /Msec fall time is
l_.cI = _ = CI o a_v = 71o2 x 10 "12 x 3°25 V t __ .
0.2 x 10 -6 sec
= 1o16 ma
(Note: This is true when a voltage source drives
the capacitor and a low impedance sink
exists on the other side.)
The maximum current through R9 during storage time is
IR 9 = 4o25 v - 41.7 v - 0,7 v_
11.5 K
= 0.283 ma
From the _15% power supply computer run (7/10/64)
Ib2 = 0=12 ma
This minimum occurs at low power supply voltages, low temperature
(Vbe, VD 2 and Vbe 2 maximum) and R 2 maximum° To get Ib 2 maximum at low
temperature and low power supply, R2 should be minimum. If Ib2 is
multiplied x 1.08, this is accomplished° Also initial tolerances on
Vbe I, VD 2 and Vbe 2 should be minimum rather than maximum in the computer
solution. This results in an additional voltage across R2 of 0.16 v
for Vbel, 0.05 v for Vbe2, and 0.16 v for VD2o The resultant increase
in Ib2 is 0237 v = 0°03 ma.
11,6 K
then,
Maximum Ib2 at low temperature and low power supply voltage is
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Ib 2 = 0.12 x 1.08 + 0.03 ma
= 0.16 ma
The turn off current IB2 is then
IB2 = ICI - IR9 - Ib2
ii.
- 1.16 ma - 0.28 ma - 0.16 ma
"- 0.72 ma
Storage Time Calculation for Q2
0.69 Ibs + IB2
= 20 in 0.16 + 0.72
0.69 0.0 + 0.72
IB2 = IB2
= 20 in 0.88 Ibs Ic2 = II
0.6---_ 0.72 _ hFE
= 5.8 n sec
,, o.26 - .oo3
100
_0.0
The value for is, 5.8 n sec, was calculated on the basis of a
b
constant reverse current IB 2. However,. as was shown in the flip flop
triggering analysis for a 0.2#£sec, input at low temperature and low
power supply, the time required in the worst case, from the start of
pulling current away from the base of Q2 until all of the current through
R2 is diverted through D3 is approximately 42 n sec. Since during this
42 n sec, V2 is decreasing as Ib2 is decreasing to zero fairly uniformly,
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and 42 n sec is considerably longer than the computed 5.8 n sec for
ts, then ts can be neglected as a factor in determining flip flop loop
time. Looking at it from the standpoint of worst than worst case, since
at the end of the 42 n sec, (if there were a stored base charge V2
would remain practically constant), close to the full IB2 ioe., 0.72
ma would be applied and the 5.8 n sect s would apply. It is felt that
the worst than worst case just cited should not be applied here.
iii. Turn Off Time Calculation for Q2
Q2 is heavily saturated Ib2 _ _2 Ic2 (Ic2 = I I from computer
run) o Therefore, during the 42 n sec period in which Ib2 is diverted,
little turn OFF charge can be assumed to be taken from the base of Q2"
This is true because the 42 n sec is practically over before
Q2 starts to come out of saturation i.e., it takes very little base
current to saturate Q2, Ibs 2 4< Ib2o Therefore, the current pulled
through D3 must practically equal the initial Ib2 before Q2 begins to
turn OFF_ Furthermore, at the end of the 42 n sec, V2 is at +1.4 v
which is sufficiently low to guarantee no base current through Q2 at
-10°C as shown by part data Appendix Do This means that at the end of
this 42 n sec for all practical purposes, the only thing determining fall
time is the response of the collector and collector circuit° The fol-
lowing will discuss in more detail, the reasons for this last statement.
Initially, when Q2 is fully biased on, Q2 is driven well into
saturation as stated previously. This being the case, the equation
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for fall time would be tf - _ + Qc assuming a constant IB2m ,
IB2 + 0.5 Ibs
If it is assumed in the worst case that the charge _ is not removed
until after the 42 n sec have elapsed, then the time, tfQb, to clear
out Qb is calculated as follows:
= 1.2 I c. = 1.2 <0.3) <i0 "3)
Qb 2 1"I" ft (2) (3.14) (25) (106)
= 2.3 x 10 "12 coulombs
Qb : 2.3 x 10 "12
tfQ b = ___
IB 2 0 _ " In-3
= 2.7 n see
This term is quite small compared to the collector circuit com-
ponent of tf as will be shown and can therefore be omitted.
Considering the collector circuit as it affects tf, the equivalent












Since the base of Q3 is initially forward biased (emitter
follower), the voltage across the base to emitter junction changes
only a couple tenths of a volt when Q3 is brought into saturation°
This being the case, the effect of Cib 3 can be neglected. Also,
capacitance on the emitter of Q3 can be neglected since it is attenuated
by hFE 3. Cob 2 is approximately 8 pf which is the average capacitance
D as VC2 goes from the ON condition to about +2 volts in the OFF condition,
(from the Fairchild 2N914 data sheet curves, Input and Output Capacitance
vs. Reverse Bias Voltage). For Cob3, if we assume in the worst nase that
the input signal remains at the base of Q2 for the full turn off time
of Q2 then Cob 3 must be charged. Since D2 is forward biased by the
trigger signal, this makes the collector of Q3 look like a low impedance,
i.e,, the input signal is from a low impedance source. From the
Fairchild 2N914 data sheet curves for Cob, Cob 3 @ 0.4 v is about 9 pf=
A Vcb of 0.4 v was chosen since the 0.2 sec voltage fall time input
pulls the collector of Q3 down to about +1.3 volts while the base of Q3
is at about +0.5 volts. The initial difference, Vcb3, is then about
1.3 - 0.5 = 0°8 v. As Vc2 increases, Vcb 3 decreases to 0 volts after
which the collector becomes forward biased. The average Vcb 3 during
this interval is then about 0.4 volts. Diode D4 has a back bias of
approximately i volt. From the FDS-6 curves from Fairchild the maximum
diode capacitance is approximately 2 pf. If it is assumed that the
packaging results in a stray capacitance, Cs, of 5 pf then the total
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Dcapacitance CT = C S + Cob 2 + Cob 3 + CD4
= 5 pf + 8 pf + 9 pf + 2 pf
= 24 pf
The time constant of the collector circuit for turn off is then
T. C. = R CT = 12.5 x 103 x 24 x 10 "12
= 300 x 10 -9 sec
At low temperature (-10°C), the collector of Q2 rises from
+i.0 volt to +2.0 volts before being clamped, i.e., from 20% to 40%
of the applied 5 volts. Referring to a standard time constant chart,
it can be seen that this requires 0.3 T, C. The time required for
the collector of Q2 to reach its final 2 volt value is then,
tf = 0.3 x 300 x 10 -9 sec = 90 n sec
Good correlation was obtained in laboratory measurements between this
number and the measures tf. Subtracting out the effect of the scope
probe capacitance the laboratory measurement indicated a tf on the
breadboard of i00 n sec.
Returning again to consideration of how long an input trigger
signal must hold the triggered base off for a guaranteed change in state
of the flip flop, if the input signal at Q2 base should vanish after
the 42 n sec time discussed previously with reference to triggering,
the collectors of both transistors would be down and would 5oth rise with
a time constant as determined in the tf calculations. The transistor
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with the best combination of smallest collector voltage, lower Veb ,
lower beta, etc., would charge up fastest to the point of supplying
base current to its opposite which would then regenerate and cause the
flip flop to set, with the transistor being in the OFF conditions
having the best combination of parameters just listed. It can now be
seen that the end of the 42 n sec period is the flip flop uncertainty
point. If the input s_gnal were to end there, the state of the flip
flop would be unpredictable in the worst case. it was shown that the worst
case fall time of Q2 was 90 n sec. If we allow a mismatch of up to
30% in collector and stray capacitance, 8% in resistor mismatch and
mismatch of 0.2 v in initial V c voltage (2.2 v = .04 _ .04 T. C.)
5v
the time to charge fully (assuming that one side, Q2 has a T. C. of
188 n sec ie, Cob 3 drops out) is for Q3; tf = 0.3 x 188 n sec x .62
= 35 n sec for Q2; tf = 0.3 x 188 n sec x 1.04 = 59 n sec.
_tf = 59 n sec.- 35 n sec = 24 n sec.
This says that in the worst case the trigger should hold down
the previously ON base for at least 24 n sec past the 42 n sec previously




Transient Analysis Flip Flop Buffer Stages
Storage Time
The time required to pull out the stored
ts = tb'in Ibl + Ib 2
Ib 2 + Ibs
charge is given by,
Nominal Case
Using the flip flop computer analysis, Appendix C - Computer
Run #5, for the ---4_oiL_v,,_.,_lues.__of all parameters,
Ibl = 0.54 ma
3.7 v
IB2 = i00 K_O_
hFE = 55
Ibs =
= 37 /_a _ 0.04 ma
13 + 14 + 4 Nand Loads = .12 ma + .26 ma + 4 x .66 ma
l
hFE 55
= 55 ma_ 0.05 ma
tb ffiT s < 13 n sec (from 2N914 specification sheet)
t s = 13 x 10 -9 In 0.54 + 0.04 = 24 n sec
0.04 + 0.05
Observed value in the laboratory - 35 n sec.
Worst Case _15% Power Supplied)
t = T's in Ibl + IB2
s 0°69 lbs + IB2
Worst case occurs at maximum Vcc , minimum Vb and high temperature_
(Parameter values from Appendix C - F/F Computer Analysis.)
o 77 -
_s = 20 n sec (from 2N914 specification sheet)
Ibl = 0.78 ma
IB 2 = 2.55 104v+K0.51 v = 29_a
m
hFE I = 120 + 120 x 55 x 0.009 = 179.5
Ibs _ 13 + 14 + i Nand Load=0.15 + 0.34 + 0.79
-- _FE 179.5
ts < 0.69
20 x 10 -9 in
t s _ 87 n sec
= 7.1_a
0.78 + .029 = 29 x 10 -9 in 22.4
0.007 + .029
Worst Case (+5% Power Supplies)
_s = 20 n sec
Ibl = 0.68 ma
IB2 = 32/_a
ib s = 0.14 ma + 0.29 ma + 0.71 ma = 6J._ a
-- 179.5
t s = 29 x 10 -9 in 0.68 + 0.032
0.006 + 0.032
t s = 84 n sec
ii. Fall Time (Voltage Rise Time)
The fall times of interest are:
The time the voltage rises, driving another flip flop.
The time the voltage rises until it reaches Vbe + VD4 + VD 5 - VDI
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(Nand parameters) when driving Nands only. This time is of
interest in determining the turn on time of the Nand.
The worst case condition of driving the Nands and one F/F
input. This is a repetition rate consideration and any F/F
input loads greater than one, will decrease the tf and thus
increase possible repetition rate.
The fall time equation for the lightly saturated case, i.e.,
worst case solutions, is given by:
-- --I
tf -- I_a + hfe RL Qc_Vcc
since hfe RL = i
Vcc Ibs
I, + Ibsin =Z
IB 2
tf -- +
in IB2 + Ibs
IB 2
For the case where the buffer stages are fairly heavily saturated,
Qb+qc
tf=
IB2 + 0.5 Ibs
Nomina i
For purposes of checking the validity of the charge equation
approach to calculating if, a nominal solution is calculated and mea-
surements made in the laboratory.
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1.2 x 3.0 x 10 -3 = i_9 x 10 -12 coulombs
Qb = 6°2 x 300 x 10-12
Qc = 1.2 Cob Vcb = 1.2 x 4°5 x 10 "12
= 27 x 10 "12 coulombs
x5
hfe = 25
IB2 = 35/4 a
ib s = I "o" + 13 + 14 = 55_a for I "o" + 13 + 14 = 3 ma
hfe
(For these calculations and measurements, a resistor to
+5 volts simulates Nand loads).
C s = 2 pf = stray capacitance across emitter to base of
circuit including transistor loads.
Qs' = Cs x 5 v = 1.0 x 10 "12 x 5 volts = 5 x 10 "12 coulombs
then, tf = Qb + Qc + Qsb-e
IB 2 + 0°5 Ibs
= 1.9 x i0"12 + 27 x i0"12 + 5.0 x i0 -12
35 x i0-6 + 27.5 x i0 "6
-- 0.55/_sec*
Worst Case (+_15% Power Supplies)
Worst case occurs at maximum Vb (-2.55 v), minimum Vcc (4°25 v)
low temperature (-10°C), on minimum hfe. For worst case, Equation 9,
Appendix E, is used.
*Measurements in the laboratory with the above operating conditions,
showed a tf of 0.5_sec which is in good agreement with the calculated
value. Also, laboratory results show that in some cases, the Cib of the





lin= 534/_ a (from Nand tf calculations)
Qc = 1.2 x 6 x 10 "12 x 4.25 = 30.6 x 10 "12
14 = 0 (conditioned by another F/F or Nand)
Vbel + Vb _- 25/_a
IB2-1°°c
13 -- 102_a
= 0.53 n sec
number of loads x lin + 13
Ibs = hf__.ee
= _# + *) x 534_a + 102/_a
25
# = number of Nand loads
* = number of F/F inputs
- (# + *) x 21!.4/_a + 4.1/_a





Using Equation 9 for turn off time,
30.6 x i0" 12 --'--]
21.4 x 10 =6 + 4,1 x I
29.1 + * 21.4
25
In
Note: Multiplying time 0.9 yields actual measured 90Z value.
A plot of worst case turn off time (tf) versus number of F/F inputs is
given in Figure 20.
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D. c. (F/F) and Capacitive Loadin_
In order to factor in the capacitive loading, the worst case
turn off time is taken as the sum of two times: the D. C. tf and
2°3 x RL C s. The 2,3 term yields the time at which R L C s is at 90%
of final value.
tf = 0.9_.53
x 10 -9 + 30.6 x, 10"6--_in
* x 21.4 + 4.1__
29.1 + * x 21.4
25
+
14.7 x i03 Cs
A plot of D. C. (F/F) and capactivie loading is given in Figure 21.
Nand D. C. Loadin_
Figure 20 is not valid for Nand D. C. loading. In the case of
Nand D. C. loading, the output rises in the same manner as for F/F
loading until it reaches Vbe + VD 4 + VD5 - VDI = Vc of the Nand. From
this time until it reaches the final value the turn off is determined
by R 3. The time required to reach Vc of the Nand can be found solving
the following equation. Assuming the fall time to be an exponential
Vc I Vc c (I - e - tfN x 2.3/tf)
For the worst case as solved in the Nand tf analysis:
tfN I 0.217 tf
Figure 20 also contains a plot of tfN. tfN is only of interest in
determining the turn on delay of the Nand, since the F/F output will
rise to Vcc. This case is covered under combination loads of F/F and
Nands,
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D.C. (Nand) and Capacitive Loadin_
tfN is calculated in the same manner as part C.
tfN = 0,27 tf
Figure 22 is a plot of tfN versus D.C. (Nand) and capacitive loading.
F/F and Nand Loadin_
The condition of driving a combination of Nands and F/F's is the
combination of two times: tfN and the time required to rise from V c to
90% Vcc.
tff
This time tff is given by:
= 0.217 _.53 x i0"9 + 30.6 x i0-6 i_ inL_ (* + #) x 21.4 + 4.
-I29.1 + (# + *) 21.4 + 0.773 ['_.53 x 10 .9 + 30.6 x 10 .6 ,.
25 _ * x 21.4 + 4.1 ]
In 29.1 + * x 21.4 + 0.217 x 14.7 x 103 Cs
i
25 #+_
+ 0.773 x 14.7 x 103 x Cs
or tf =
Example:
tfN + 0.78 tf
For the_worst case of no Nands; one F/F input and 30 pf
stray capacitance:
tf = 1.28_sec - this is sufficient to guarantee
/ 500KC operation,
Worst Case (_5% Power Supplies)





(from Nand tf calculation)





























IB2 - 6_ a
13 = llS/Ka
7_a = 0.53 n sec
Ibs = (# + *) x 608/_a + i15/4a = (# + *) x 24.3/<a + 4.6/_a
25
F/F D. C. Loadin_ [
tf F/F = 0.9 10.53
t_
x 10 -9 + 34,2 x 106 I in 30.6 + * x 24.3
• x 24.3 + 4.__ 26
A plot of worst case turn off time (if) versus the number of F/F
inputs is given in Figure 20. (Note: The _5% and _15% power supply
curves are approximately the same therefore only one curve is shown).
D. C. (F/F) and Capacitive LoadinK
The capactivie loading was factored in the same way as for the
!15% P. S. case. A plot of D. C. and capacitive loading is given in
Figure 21.
Nand D. C. LoadinK
The case of the Nand D. C. loading is similar to part c of the
_15% P. S. case. The resulting curve is approximately the same curve
as Figure 20.
D, C. Nand and Capacitive LoadinK
Since tfN is approximately the same for the _5% P. S. case, the
condition of capacitive loading is also the, same as given in Figure 22.
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lii. Rise Time (Voltage Fall Time)
The time required to saturate QI or Q4 in the nominal case is
given by:
tr--
Qb + Qc + Qsbe
Ib I - 0.5 Ibs
Nominal
From the previous tf calculations and under the same load
conditions.
Qb = 1.9 x 10 "12 coulombs
Qc = 27 x 10 "12 coulombs
Qsbe _5 x 10 "12 coulombs
Ibs = 0.055 ma
Ibl = 0.54 ma (Nominal solution for Ibl computer run
Appendix III)
tr = 1.9 x 10 "12 + 27 x 10 "12 + 5 x 10 "12 = 65 nsec.
0.54 x 10 -3 - 0.5 x 0.055 x 10 -3
Observed value in the laboratory 70 n sec.
Worst Case (±15% Power Supplies)
Since the rise time is of prime interest in connection with the
F/F triggering, the worst case conditions are low power supplies and
low temperature.
D. C, Loading Only
Ibl = 325/za
7"a = 0.53 n sec
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J Qc = 30.6 x 10"12
ib s lin x (# + *) _- 525 x 10 -6 (# + *)
hfe 25
= 21 x 10 -6 x (# + *)
tr = 0.53 x 10 -9 + 1.455 x 10 -6 I In 325
325 - 21 x (# + *)
Figure 23 is a worst case plot of tr versus number of D. D. loads.
Capacitive LoadinK
In order to include the effect of capacitive loading, an additional
charge must be supplied to the base. The total charge supplied to the
base is then given by the sum of Qc plus Qs" Qs is the stray capacitive
charge reflected to the base. The rise time equation can be written as:




For the worst case condition being considered:
tr = x i0 "9 + !".455 x i0 "6 ÷ 7.9 x 10 .3 Cs in
#+*
325
325 - 21 x (# + *)






















oWorst Case (+5% Power Supplies)
Do Co Loadin_ Only
Ibl -- 411_la
_a -- 0.53 n sec
Qc = 34.2 x 10 "12
Ibs = 24.2 x 10 -6 x (# + *)
h53 x 10 -9 + 10415 x 10"68 in 411
i
tr
+'* --__I 411 - 24.2 x (# + *)
Figure 25 is a worst case plot of tr versus number of loads for D. C.
loading.
Capacitive Loading
tr = 10.53 x i0
L__
-9 + 1.415 x 10 -6 + 7.85 x 103 x Cs I
# + * __J
in
411
411 - 24.2 x (# + *)
Figure 26 is a plot of tr versus D. Co and capacitive loading.
Delay Time
The delay time as defined as starting from the time the input
waveform has decreased 10% to the time the output waveform has decreased
10% is the sum of the following items:
tVT - time required to exceed the threshold voltage
t s - storage time of inner transistor














































































- delay time of outer transistor that is being
- 10% of rise time of outer transistor
turned on
As discussed in the transient analysis of theinner transistor,
t s is negligible. In addition, since the rise time of the outer transient
is approximately an exponential, the initial 10% decrease of the output
can also be assumed negligible. Therefore, the delay time is very
nearly given by
td - tVT + tf (inner transistor) + tdr
I The worst case tVT can be obtained from the
tf of the inner transistor is given in the transient









= 1.67 Cib Vbeof f - 1.67 x 6 x i0 "12 x 0.5 - 5.0 x i0 "12
- 1.2 Cob Vcb " 1.2 x 4.5 x i0 -12 x 0.5 " 2.70 x 10 "12
30 nsec.
The 30 nsec. number for tri is an estimate. It is based on the fact
that the internal Flip-Flop has a tf of 90 nsec. (which actually is
what turns on the opposite side of the Flip-Flop and when td occurs).
This results from a time constant of 300 nsec, (see transient analysis
of internal F/F). Considering that during the td time of the output
buffer (Q4), the collector of Q2 need only rise about 0.Sv once the
emitter of Q3 begins to pull up the base of Q1 from its nominally OFF
condition of about -0.1v to +0.4 volts. The 0.4 volt value is where
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appreciable base current begins to flow through Qi. Since the time




x 100% = 10% of the applied voltage during
td, then the tri of the input signal during time td is 10% x 300 _ 30 n sec.
Then
td r = 2 x 30 x 10 -9 (5.0 x 10 "12 + 2.7 x 10 "12 ) ½
0.54 x 10-3
= 29.3 n sec
Observed value in the laboratory was 32 n sec.
Worst Case (!15% Power Supplies)
Worst case occurs at minimum Vcc, Vb, and low temperature.
Ibl = 325/X a
Qe = 1.67 x 9 x 10 "12 x (Vbe I - V I) = 10.5 x 10 "12
Qc = 1.2 x 6 x 10 "12 x (Vbe I - VI) = 5.1 x 10 "12
tri = 45 n sec (assuming 15% of worst case time constant)
tdr = 66 n sec
Worst Case (+5% Power Supplies)
Ibl = 411/_ a
Qe = 10.5 x 10 "12
Qc = 5.1 x 10 "12
tri -_ 45 n sec
tdr = 59 n sec
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The nominal case delay time of the F/F is then equal to
td = tVT + tf + tdr
= 40 n sec + 30 n sec + 29.3 n sec
= ll_n sec
Observed value = 170 n sec.
The worst case delay time (15% P. S.)is equal to
td = ii0 n sec + 45 n sec + 66 n sec
= 221 n see
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3. Flip Flop TriggerinK:
In analyzing the triggering of the F/F, three time con-
stants and equivalent circuits must be considered.
I. Initially, the inside of the capacitor, on the side
that is conditioned, sets at V T (threshold voltage). The A.C,
equivalent circuit is given in Figure 27. From time zero, with
reference to the start of the triggering edge, unt_D 3 is for-





2. After D 3 is forward biased, but before diode D 5 is
cut off, Req is R5, R 9 and R 2 in parallel, By assuming R 2 is
switched in as soon as D 3 is forward biased, a condition slightly
worse than worst case is guaranteed,
assumption that ts is negligible,
3.
This is offset by the
After D 5 is cut off, Req is R9 and R 2 parallel.




The voltage threshold is given by
V T = _R 5 _Vcc + IDL 3 + + 1VD5 Vce
' _'5 ' -J
= 1.96v
The voltage at the base of Q2 is given by
D V 2 = VbeQl + VbeQ2 = 1.4 v
The voltage on the inside of the capacitor as a function of
time is given by (see Appendix F for derivation).
I. Until D3 is forward biased
Vi = VT
E - driving potential
I -D.C. current (14)
Req- R9 and R 5 in parallel
Substituting in the following nominal values;
VT = 1.96 v
Req = 3.38 K
E = Vcc " V ce " VD 7
C - 75 pf
14 = 2507a
v(t) = 1.96 - 10.7 x i0 =7
tr
- 4.25
(I - • 54 x 10"9)+3.33 x 106 t
2. After D3 is forward biased and before D 5 is cut off
V i --V t (the voltage at the time the noise immunity
; is exceeded.)
Req = 2.64K
I = Ib2 + 14 ffi225/_ a + 250/u a - 47_a
v(t) = Vtl - 8.4 x 10 -7 (i - e -(t - tl)Z98 x 10 -9 )
tr




V i : Vt2 (the voltage at the time D 5 is cut off)
Req = 6K
I = Ib2 + 14 ffi475/_ a
-(t-t2)_
v(t)ffi Vt2 - 19.1 x 10 -7 (i - e 50 x 10 -9 ) + 6.33 x 106(t-t2 )
tr
After the edge of the input pulse has passed,




ffiVtr the voltage a time tr.
ffi(5 - Vtr) (i - e -(t'tr)/450 x 10 -9 ) + Vtr
Figure 29 is a plot of the voltage on the inside of the capacitor
as a function of time for tr of input = i00 nsec.
Figure 29 also contains a plot of the voltage on the base of Q2-
The effect of D 3 is included in the base voltage plot. In order to














of time. If the F/F has not flipped and reach a steady state by the
time the voltage on the base rises to a turn on value, the F/F won't
flip_ For a turn on voltage of l.lv nominal, the guaranteed off time
is seen to be_300 nsec.
B. Worst Case (+15% Power Supplies)
The worst case triggering occurs at low power supplies, low
temperature, maximum Vt, and minimum V 2.
VT = 1.96v
V 2 = Vbl + 35 x ICb I + Vb2 + 35 x TCb___2 = 1.58v
VNI (_ 10oC) = 1.96 - 1.58 + VD3 = 0.91v
The voltage on the inside of the capacitor as a function
of time using equation i0 Appendix F is given by
i. Until D 3 is forward biased°
V i = VT = 1.96v
Req = 3.24K
i E = 3_28v
C = 71.2 pf
14 = 200_ a
Ib2 = 150/_ a
v(t) = 1 96 - 7.58 x i0 -7 (i e - 41 x 10 -9 ) + 2_81 xl06 t
tr
After D 3 is forward biased and before D 5 is cut off
V i = Vtl
Req = 2.54K
I = 350_ a
- 102-
qD
v(t) = Vtl - 5.92 x 10 -7 (i - e
tr
"(t'tl_181 x 10 -4 ) + 4.9 x 106(t-tl)
3. After D 5 is cut off
Vce+VD5 = 0.44 + 2.3 x 10 -3 x 35 + 0.i = 0.62
V i = Vt2




13.46 x 10 -7 (i - e
tr
-(t't2)_00 x 10 -9 ) + 4.91 x 106(t-t 2)
4. After the edge of the input pulse has passed
v(t) = (4,25 - Vtr) (i - e "(t'tr)_400 x 10 -4 ) + Vtr
using Equation II Appendix F
Figures 30 and 31 are plots of the voltage on the inside of the cap-
acitor and the base for tr = 200 nsec. and 275 nsec. respectively.
In Figure 30 if it is assumed that a minimum change of 180 my is
sufficient to guarantee regeneration in the F/F, then the base is
kept below thim for 98 nsec,
C. Worst Case (+5% Power Supplies)
V T = 2.10v
V 2 = i. 58v
VNI = 1.08v
The voltage on the inside of the capacitor aa a function of time












































































io Until D 3 is forward biased
V i -- VT - 2.10v
Req = 3.24K
E -- 3.78v
C = 71,2 pf
14 = 230/_ a
Ib2 = 200p a
v(t) -- 2.1 - 8.72 x 10 -7 (i - e i x 10 -4 ) + 3.23 x 106 t
tr
2o After D3 is forward biased and before D 5 is cut off
V i -- Vti
Req = 2.54K
I = 430/_ a




"(t'tl_181 x 10 -9 ) + 6.04 x 106
(t-t1)
3. After D 5 is cut off
Vc c + VD 5 z 0.62
V i = Vt2
Req = 5.76K
I = 430_ a




. After the edge of the input pulse has passed
v(t) _ (4.75 - Vtr) (i - e "(t't)/400 x 10 -9 ) + Vtr
- 106
Figure 32 and 33 are plots of the voltage on the inside of
the capacitor and the base for tr = 200 nsec and 275 nsec. respec-
tive ly.
4. Repetition Rate
io In analyzing the repetition rate of the F/F, its use as a
counter (toggle) shift register, and conditioned by a gate must
be considered° The input circuitry which determines the repetition




Defining the conditioning terminal as A and the triggering terminal
as B, a table of all possible input and triggering conditions can be
made_ In this way the time constants and total _hV on the capacitor






























































A initial A final B initial B final
I 0 i i
2 0 i i 1
R in time constant _V
-_-R 5 + RII -3
3 I 0 0 0 R 5
4 0 i 0 0 R 9
I I i 0
6 I I 0 1
7 0 0 I 0
8 0 0 0 i
9
i0






1 0 1 0 _ R 2
0 i 0 i R 9 + RII
1 0 0 i R 5 + RII























The longest time constant is R 9 + RII which occurs for cases 2, 6, and
i0. Case 6 doesn't matter since nothing is happening. Case 2 is the
worst case since it has the largest _ V. This case can occur when
the F/F is connected in a shift register or when it is conditioned by any
logic elem_t. When it is connected as a shift register the difference
in charge on the two capacitors will guarantee no false triggering.
- ii0-
2o 500KoC. Flip Flop
The worst case to be considered is when a single input is conditioned°
R 9 = 12K
RII = 6.2K
C = 75 pf
The worst case time constant is equal to:
= 1.04 (12 x 103 + 6.2 x 103 ) x 1.05 x 75 x 10 -12
= 1o49 usec.
In two microseconds the voltage on the inside of the capacitor has
charged to
I Vt + (Vcc " Vt) (1-e "t/W )
From Computer Run #5
Vcc = 5.75
Vt = 2.15
= 2.5 + (3.6) (l-e "1'34)
= 4.81
Before triggering would occur the voltage on the inside of the cap-
acitor would have to be decreased 4.81 - 2.15 + VNlvolts.
VNI = Vt -Vbe_ - VbeQ 2 + VD 3
= 2.15 - 0.81 - 2.5 x I0 "3 x 35 - 0.7 = 2.5 x i0 =3 x 35 + 0.5
3.6yon the inside o£ the capacitor is then required
to trigger the F/F_ As can be seen by the plots for nominal and worst
case trigserin$ an attenuation of the input pulse of approximately
- 0.975
A total change of
- ££l -
72% results. For a Vcc of 5.75 an input pulse of Vcc-Vce-VD 7 = 5.0
results - attenuated by 72% yields 3.6 v. Therefore 500 KC opera-
tion is guaranteed under the worst case conditions.
3. 65K.C. Flip Flop - As explained previously, R5, R9, and RII
were increased in value by almost ten times to result in a flip
flop that would operate to at least 50K.C. The values chosen
were R 5 = 39K ohm
R 9 -- 100K ohm
RII = 39K ohm
The worst case time constant as shown in the previous 500K.C.
repetition rate analysis is:
= R 9 + RII x C = 1.497_, sec.
Then for the higher values for R 5 and R 9 the time constant is
= 1.04 (i00 x 103 + 39 x 103 ) x 1.05 x 75 x 10 -12
= ii .4 sec.
The maximum repetition rate is then
= 1.49 sec. x 500K.C.
ii .4 sec.
= 65K.C.
This is based on the triggering and repetition rate analysis per-
formed previously for the 500K.C. flip flop. Actually the repetition
rate will be slightly greater than 65K.C. The reason for this is
that during triggering less charging current will be applied to
0 i12 -
the capacitor,(R 5, R 9 and RII are larger)° Therefore less voltage




i. G.E. Transistor Manual - Sixth Edition 1962
2. "Using Charge Concepts in Transient Analysis of Transistor
Switching Circuits" Electronic Design, August 16, 1963, August
30, 1963_
3. Transistor Engineering - Phillips - McGraw-Hill 1962

























emitter to base capacitance







current required to saturate transistor
collector to base leakage
diode leakage
emitter to base leakage
current being pulled out of Nand input
output current capability
power dissipated when output of Nand is in the zero state
power dissipated wheh output of Nand is in the one state
active base charge required to permit a given collector
current to flow
charge needed to charge collector depletion region
charge necessary to charge emitter depletion region
























turn on delay time
voltage rise time; turn off time
turn off time required to reach Vc
turn off delay
rise time (voltage fall time)
rise time of input
storage time
negative power supply
Vbe + VD4 + VD5 - VDI of Nand




voltage at which time base current is pulled out of
Nand by driving source.
threshold voltage
voltage on inside of tirggering capacitor at time
the noise immunity is exceeded°
voltage on inside of triggering capacitor at the time
D5 is cut off°
voltage on inside of triggering capacitor at the time
the input ramp has ceased°
voltage on the base of the outer "off" transistor in
the F/F analysis.





active region time constant
stored charge time constant
number of Nand loads
number of F/F input loads
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APPENDIX B
Explanation of Computer Format and Runs
The purpose of this section will be to work completely through
a computer run - from compiling of the linear equation in the computer
language (actually an intermediate language) to analyzing the computer
print-out.
A. The first step is to write the linear circuit equations in matrix
form i.e_, the unknowns on the left with their coefficients, and equal
to a constant on the right.
all Xl + a12 x2 + a13 x3 = K I
a21Xl + a22 x2 + a23 x3 - K 2
a31 Xl + a32 x2 + a33 x 3 = K 3
In some cases, the coefficients are zero.
Consider the first set of Nand equations.
i. gl F (Vcc - Vce - VDI) - hFE (Vcc - VD4 - VD5 - Vbe)
0.97 1.03
2. gl
F (Vce + VDI - VD2 - VD3 - Vb)
R2
- IDL- Ico- leo-
(Vcc- Vce- VDI) - lin =-Ico- leo- IDL





3. Vbase - Vce + VDI - VD2 - VD3
4. gl (Vcc - VD4 - VD5 - Vbe)
5. hFE I b - I"o" - Vcc - Vce
R4
- I b = Vbe + V b
s2
In this particular case for a 5 x 5 martix and for the second
equation,
a21 = (Vcc - Vce - VDI)
a22 = - I
a23 , a24 , a25 = 0
K 2 = .(Ico + leo + IDL) + Vce + VDI -
Xl = gl
x2 = fin
x 3 = Vbase
x4 = Ib
x 5 _ lWo"
B. These equations must be expanded
their temperature dependence.
are expressed as follows_
a. Ico, leo , and IDL -
and diode leakages°
IDL - 128 IDL n T = 1.42 IDL n T
VD2 - VD3 + Vb
R 2
further in order to express
The temperature varying parameters
collector to base, emitter to base
90
the total temperature swing





128 - a forcing function, when divided by 90,
forces the leakage at the high temperature
to be worst case° The forcing function is






b. V D and Vbe - diode voltage drops, and saturated base
emitter voltage drops.
V D = VDn - TC D (T - 35)
VDn - nominal voltage drop at 25°C
TC D - temperature coefficient of diode at its
operating point
The diode voltage drop is the difference between the
nominal voltage drop and the resultant voltage due to its
temperature coefficient. The equation will cause the temp-
erature varying term to subtract from the nominal for an in-
crease in temperatrue and to add for a decrease in temperature
- 120 -
hFE (_) - transistor current gain
hFE =hYF_ +hFE nrchF _T - 35)
hFE, n " nominal hF_ the minimum nominal hFE and the maximum
temperature coefficient yield a minimum hFE of 25 at
-lO°C,
The above expression for hFEassumes a linear relationship with
temperature.
All temperature dependent terms are then substituted into the
The matrix elements and the constant for the second equationequation.
becomes
+
a21 = (Vcc - Vce - VDin + TCDI (T- 35)
a22 = -i
a23_ a24, a25 = 0
K2 = -142 T (Ico n + leo n + IDL n)
Vce + VDi n - TCDI (T - 35) - VD2n + TCD2 (T - 35) - VD3 n + TCD3(T-35)+V 1
R2
This procedure is continued until all equations contain the temperature
dependent terms°
The next step is to write a parameter list containing the nominal_
minimum and maximum values of a parameter at 25°C. Each parameter is
assigned a number (See Computer Run #i).
The numbers corresponding to a parameter are then substituted
in the equations. The matrix elements and the constant for the second
- 121 -
equation becomes,
a21 = 02 - 03 - 04 + 05 & (06 - 07)
a22 = -01
a23, a24, a25 = 0
K2 = -08 & -06 & (09 + i0 + ii) + (03 + 04 - 05 & (06 - 07)
- 12 & 13 + 12 & 14 & (06 - 07) + 15) /16
This procedure is continued until all equation matrix elements and
constants are written in this number notation. The entire set is shown
in Computer Run #i.
The parameter list, matrix elements and constants in the number
notation arethen typed into the computer and the equations are solved.
Computer Print-Out
Refer to Computer Run #I.
Pa_e I - This page contains the matrix size and the parameter list.
The parameters are assigned numbers and the nominal, minimum,
and maximum values of the parameter at 25°C are listed.
Page 2 - This page contains the matrix elements and constants for each
equation.
Page 3 - At the top of page 3 is the nominal solutions for the unknowns.
The unknowns are typed out horizontally in the same order as
they are listed in the matrix.
The partials are then solved for with respect to each parameter.
If it is not desired to have the partials of the unknowns with
- 122 -
respect to a particular parameter, then a minus sign must be
entered in the maximum column of the parameter list for that
parameter. As a further explanation of the partials, the first
block of partials is expanded.
Page 4 - This page contains additional partials. At the bottom of
the page is the first extreme case solution. The solutions
given are for the maximum gl and the solution for all the
other unknowns when gl is a maximum.
Page 5 - The extreme case solutions are continued in maximum, minimum
order. The maximum solution for the unknown is given first,
followed by the minimum solution° This is continued until
all extreme cases have solved. The last set of solutions is
meangingless and in later Recomp II programs, it will be deleted.
At the bottom of the page and the top of page 6, parameters
have been changed°
Pages 6 - I0 - These pages contain nominal and extreme solutions when




Computer Run #i (Nand)
Part Assumptions and Their Temperature Dependence
The operating points used for the first run were first approximations.




To Co DI = 2.35 x 10 -3
Min.___. Max°
0.528 0.593
2.2 x 10 -3 2°43 x 10 -3
Bo
VD2 and VD3 n = forward voltage drop @ 25°C and If = 60/4a - from
Fairchild curves (FD306)
Nom__.___ Min______o Max____.
VD2n = VD3n = 0_540 0°522 0°560
T. C. D2 or D3 = 2°39 x 10 -3 2.3 x 10 -3 2.48 x 10 -3
Co
VD4n and VD5 n = forward voltage drop @ 25°C and If = 0_5 ma - from
Fairchild curves (FD306)
Nom______o Min..____ Max.
VD4n = VD 5n = 0o625 0.610 0.640






Vbe n at 25°C and If = 0.5 ma - from Fairchild specification
Nom° Mino Max_
Vbe n 0o745 0.730 0.760
TCbe 2.0 x 10 -3 1.8 x 10 -3 2.2 x 10 -3
Ico n at 25°C and 5 v reverse bias - from Fairchild specification
Nom_____. Mino Max_____.
Ico 4 x 10 -9 i x 10 -9 25 x 10 -9
leo n at 25oc and 5 v reverse bias - from Fairchild specification
Nomo Min._.__. Max.
leo 7 x 10 -9 i x 10 -9 i00 x 10 -9
IDL n at 25°C and 5 v reverse bias - from Fairchild curves
Nom__._-. _ Max°
IDL n 0oi x 10 -9 0.05 x 10 -9 0.15 x 10 -9





MATRIX SIZE : 5
PARAMETERS : NOM
1 : I 1
2 : V'¢_ 5. 0
3 : Vc, 0.2
4 = V=, ,_ 0.550
5 = T_,, 2.35-3
6 : T 35
7 , 3s" 35
8 : 142 1.42
Q : Zoo _ 4-9
10 : ]_¢o_ 7-9
11 : Ib_ 0. I-9
12: 2 2
13 " V,_= VD, _ .540
14 : r__,--rcD_ 2.39-3
15 : V _ 3.0
16 : R_ 6o+3
17 : VD,_:V,s_ .625
18 : T'cp4 =T_,r 2.11-3
19 = Vbe _ .745
20 : r_ b, 2.0-3
21 : F lO
, o q 7 .97
23 , /_ 60
24 , T_/_ •oo7























































































































+.251_ - _ +.61653- 4 -.33000 + o
-._41 i
;:?_ ! ...,
+. 0000 + 0
+. 0000 + 0
-. 0000 + 0
+.0000 + 0 *,T,._,
+. 0000 + 0
-.1185- 6
:'__ _5_6"_o 6 _, T
-._5t5
::_ +,








-. 0000 + 0
















.#,Z4_I X;# "'¢" omp_ / w;"l-
V'cc
.Zo -_ / I_-










• .0OO0 + 0















+,1466 - 4 _V_e
+.87 °6j - 3
+.0000 + 0
+.0000 + 0
- 0000 + 0 ----'--
3000 + 0 _T'c_









+. 0000 + 0
)+.0000 + 0 A
-.0000 + 0 --'----
+.0000 + 0 "T_t_
+.0000 + 0
+.0000 + 0
+.0000 + 0 ,,
-.0000 + 0 "-- "
+.0000 + 0 _(_
':752-I 5
- 128 -
+.5o52o- 3 +.17376 - 2 -.58o55+ o +.92543- 3 +.1851o- I
M_ '4+.13128
5o52o- 3






_'_ ; _ w_"; _
+.13128- 4 +.84613 - 5 -.20100- I +.26028- 5 +.26543- 3
+.27172 - 4 +.5o816 - _ -.eOlOO - I +.165o7 - 4 +.61453 - 3
1_1:_ Yb,,c
+.25o73 - 4 +.79861 - 4 -.58o55 + o +.17826. 4 +.57979 - 3
M,, Ib
+'5°520- 3 +.17376 - 2 -.58o55 + 0 +.9e543- 3 +.18510- I
13128- 4 +.84613- 5 -.aOlOO- I +.a6o28- 5 +.a6543- 3
M.w -I"o
+.5052o - 3 +.17376 - ;' -.58o55 + o +.9;'543- 3 +.18510 - I
_,_ _ _ ..1"0
+.13128- 4 +.84613- 5 -.2oIoo- I +.26o28- 5 +.2651_3- 3




















15o23- _ +.36308. _ ..30000+ o +.76953- 5 +._6167- 3 N,_,^.l
+.64192 - _ +.19755 - 3 --58895+ o +.8275o- _ +.19272- 2
+.79797- 5 +.1111U- I$ +.527oo. I +.19851- 5 +.215o8- 3
+.61_192- I_ +.19755- 3 -.58895+ o +.8275o- I_ +.19272 - 2
+.79797- 5 +.111_7- _ +.527oo- I +.19851- 5 +.21508- 3
'5111 - _ +.25993- _ +.527oo - 1 +.67829 - 5 +.29_oo- 3
+.I_,5o_- +._5_78-
kl:,, V&.,,




+.61H 92 - +.19755- 3
-.58895 + o +.8275o- 4
_.,_ T_




+.64192- 4 +.19755- 3 -.58695 + o +.8275o- 4 +.19272-






+.15o23- 4 +.363o8- 4 -.3oooo + o +.76953 - 5 +.46167- 3
('_,472_7- 3 -.16999 - 2 -.58895 + o -.97815 - 3 -.16215 - I
hl
L
+.79979 - 5 +.11237- 4 +.527oo- I +.2°597- 5 +.21oo3- 3
--47227 - 3 -.16999 - 2 -.58895 + o -.97815 - 3 -.16215 - I
• 79979- 5 +.11237-I_ +.527oo-I +.2o597-5 +.21oo3-3






+.94499 - 5 +,5178o- 3
-.16215- I
- 132-
+,79979 - 5 +.11237- 4 +,527oo _ 1 +,2o597 . 5 +,21oo3- 3
-,47227 - 3 -,16999 - 2 -,58895 + o -,97815 - 3 -,16215 - I


















+.76953- 5 +,46167- 3 }
+.8o989 - 4 +.18973 - 2
+.z°597- 5 +,21oo3- 3
+.8o989 - 4 +,18973 - z
+,z°597- 5 +.21oo3- 3
P=Oc B
/_ _',' Vl) J,lc
+.15o93- 4 +.25429 - 4 +.52"(oo- 1 +.67351 - 5 +.29364 - 3
,+.14686 - 4 +._6194 - 4 -.58895 + o +.9_499 - 5 +.5178° - 3
+.633m - _ +.1944o- 3 -.58895 + o +.8o989 - 4 +.18973- 2
+.79979 - 5 +.11237- 4 +.527oo - I +.2o59T - 5 +.21oo3- 3
+.633oi - 4 +.1944o - 3 -.58895 + o +.8o989 - 4 +.18973 - 2










i_e_.-c, osc,_ /'3 -I-o Z=t ,,+ -IO°C
+.25o67- 4 +.6o991 - 4 -.3oooo+ o +.129o8- 4 +.77445- 3 _ No,_:-,l
+.Io55o- 3 +.324oo- 3 -.58895 + o +.13498 - 3
- 133 -
+.31622- 2
_-.13385- 4 +.21213- 4 +.52700- I +.36594 - 5 +.37320- 3
+.1O55O - 3 +.324OO - 3 -.58895 + 0 +.13498 - 3 +.31622 - 2
+.13385 - 4 +.21213- 4 +.52700 - I +.36594 - 5 +.37320- 3
+.25174 - 4 +.42615 - 4 +.527OO - I +.11275- 4 +.49161 - 3
+.241_76- 4 +.76991 - 4 -.58895 + 0 +.1575o - 4 +.863O3 - 3
+.10550 - 3 +.32400 - 3 -.58895 + 0 +.13498 - 3 +.31622 - 2
+.13385 - 4 +.21213 - 4 +.5270O - I +.365915- 5 +.37320 - 3
+.I0550- 3 +.32400- 3 -.58895 + 0 +.13498- 3 +.31622 - 2







MATRIX SIZE : 7
PARAMETERS : NOM
I : I I
2 • Vet 5.0
3 " V_e o.2
4 : VI_,_ o.55o
5 " Tc_, 2.35-3
6 • T 35
7 : _S 35
_I "q] : I' 42 1.42
0 : I'co _ 4-9
I0 : Ze. "'" 7-9
11 : I_L _o. 0.1-?
12: 7. 2
13 : V_._,. Y_,_ 0.540
14 : 1-c p2_ I_, 2.39-3
15 : Vb 3. 0
16 : R_ 1oo+3
17 : VJ4_o_ _/._ o.625
I_3 : T"c D4_Ir 2"11-3
19 : Vh_ _ 0.745
20 : Tc b_ 2._3
21 : I_, 10+3
22 : o._ 7 o.97
























































































(O2- OR-O4+ O_;&(O6-O7 ))/21+_O6&( O9+I 0+I I&2 7 )-(03+04- O5&( 06-07 )
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3 -(2 3+2 3&24&06- 9762 3&24 )/( 28@.(02- 03- 04+05606- 05&O 7 )+08&Od&( 09+I 0+I I&2 7 )



















































+. 0000 + 0
-.5ooo- 3
+. O000 + 0
+.0000 + 0
-. OCO0 + 0
+. 0000 + 0
















+. 0000 + 0
+. 0000 + 0
+.497o + 2
-.ooo0 + 0
+. 0000 + 0
-.4931 + 7
+. 0000 + 0
+. OOC)O + 0
+. OO00 + 0
•4_:70 + 2
-. O()f<) -I- O














+. 0(:00 + 0
+. 0000 + 0
+. 0000 + 0
-F. qcl-I.O. + 2
,j -




+. 0000 + 0
+° 0000 + 0
+.2ooo- 4
-.2000 + I
+o 0000 + 0
-. 1964 + I
+, 0000 + 0
+o 0000 + 0
+o 0000 + 0
L
a 'yo+i+o,-,_ ( vo., ]
+, 0000 + 0
-. 0000 + 0
+o0000 + 0
+. 0000 + 0
+o 0000 + 0




-. OD00 + 0
-.iooo - 4
- 5125 + 0
[60n0 - 3
IF. OC_Oo + 0
+. 6-t]'5 - 4
+.2644 - 9







IF. 0000 + 0




+. 0000 + 0
-.1000 - 2
,A
+. 0000 + 0
--.0000 + 0
+. 0000 + 0
+. O')00 + 0
-t,-.0000 + 0
+. ODO0 + 0
+. CxOO0 + 0
t
+.O00r + 0





+. 0000 + 0
-.47o0 - 3
+. 0000 + 0
-.0000 + 0
+. 0000 + 0
+. 0OOO + O
+. 0000 + O
+. 0000 + 0
-.71o5 - 9
-.4aoS - 7






+. 0000 + 0
-.0000 + 0
+. 0000 + 0
+.6595 + 0
+._631- 3
+. 0000 + 0
+. 0000 + 0
+.0000 + 0
-. 0000 + 0
+. _000 + 0
+. 0000 + 0
+.0000 + 0
+. 0000 + 0
+. _)00 + 0
/,
+. 0000 + 0
-.0000 + 0
+.0000 + 0
+. 0000 + O
+. _50_2 -15
+. + 0
+. 0000 + 0
+..97o - 8




+. 0000 + 0




+. OOOO + O
-.1.1.172 + 6
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+.OOOO + O
-. OOOO + O
+. 0000 + O
+.2651 + 6
+.OOOO + O





I _. V b.,,
+.53662 - _ -. 2o° 0++-,31155 - _ - 2
P ,vCl'l Pw("o")
5_3" -.2343o + o
+.13531 - 2 +.10162 - 2
g=. Or+
Zb Fo_ r_ I-.o'
+.38932 - 3 +.92273 + 2 +.46562 - 1
+.15985 - 3 +.1264o + 2
3 ....-'- - +.23722 - 3 +.26557 + 2+. 332.66 -
+.15243 2 +.12311 - 2
+.46117 - 3Q'-_8055 +0_ +.29601 - 3 +.35206 + 2
+.2o119 2 +.eooso - 2
+.36507 - 2
+.66316 - 2
+. 16221 - I
- 142-
®
+._0672 - ; -.87850- 1 _ +.I001 5 + 3 +.47707- I
+. _9564 +. 25473 -
+°._13_9 - 3 -'49930 +0 -_,_0 : 3": +,1 0_55 + 2 +. 36328-2
+.]4525 2 +.9bOli - 3
+.4_o_ - 3 -.11,65o- I +.59o_; - 3 • _ , - "_
.',..'i !'_'" -,="_ "_
...- _ _ :. , :- :.,
+._4625 - 2 +:98011 - 3
- j . ,:+.36326 - 2
+.5o672 - -. 6765o -
+.29584 _ 12 +.39669- 3 +.10015 + 3 +.47707- I+.25473
+.3,1369 - 3 -.4_93o + 0 +. 15o_o - 3 +. I_55 + 2 /-'T.'36'326- _
+. 14625 2 +.9COlI - 3 /
+.5_766- 3 35285 + o +.38o58- 3
_-. 31155_ _ -"
+.25527 - 2_
+.9179o + 2
+._'f451 . 3 -._31'-3 _' + o
• +.135_31 - _', +._5315 - 3
+.I_9_13 - 3 +.12979 + 2
+.495_,7- _ Z'8785°" I +.36522 - 3 +.96526 + 2




-.49_3o + o +.16o61 - 3
+.90621 :. 3" 1
" P_v"O" _,
+.11249 + 2 +.38691 - 2












Z-;,_ Vb,,,e ZI F" F,,_-_.'_
F o,_-.,",,
+'6%_34 - 3 -.33ooo + o +,44724 - 3 +._o6% + 2
-',-.3_2742 +.25357_ 2
p ,.. (,,_,T) P_,("d'/
-.35265 + o +.64601 - 3 +.9479+ 2
+.39753 - 2
+.4L°36 - 3
+. 91 [_211- 2 +'26463 - 3 +.134oo + 2
+.5526; - 3 -_---'%2oIoo-I-) +.4o27o - 3





+. _5353 2 +. _
+.477_6+'°22°6- 23 +.466_-'6785°" 21 +.66207.... - 3", +.1o247 + 3
+.52452 -





r, _ t"1"1 B' 11
_ 3 -+.47'_Io : 1p - 3 +.79163 - 1
+._"52537-235_ _3 +."_I_'_+ _ +'27023- 3 _ +.65098-2
CP
+.5_,_-'_ to +._o_3-3+.,,65_+_.235_ _ +.
+ o +.638o 7- 3 +.9_439 + 2 +.76314- I
-2
C4L,21_324 ---- -.+. - 2
+.29391 - 3 +.13591 + 2 +.7o8o3- 2
:-.!',771 - 11 -,-.':._. -: -
+.235C_- _ ,+_i"_i6_: '"_-_
. .-"
-, ". -_: ": 3 .-.773' :: - 1
+._tq+ 2 +.6726o- 2
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From Computer Run #2
lin = 659/4a Nom°
= 868/_a Max°
= 480/,(a Mino
From Computer Run #2
!bl = 447_a Nom o
= 662_(a Max°
= 270_a Min.
From Computer Run #3




2o41 x 10 -3
2o60 x 10 -3
2.25 x 10 -3
T. Co D4
2.25 x 10-3
2.5 x 10 -3
2.0 x 10 -3
To Co Vbe
1.4 x 10-3
1.7 x 10 -3
io0 x 10 -3



















MATRIX SIZE : 7
PARAMETERS : N0M
1 : I 1
2 = Vcc 5
3 ; Vc_ .2
: V",,_ .53o
2.41-35 = Tc_,
6 : T 35
7 , 35 35
8 : 1,4 Z 1.).1.2
O • I_.o _ _-9
10 : I_o_ 7-_
6-911 : I=L_
12 ". Z 2
.5251 3 : Vo,,.: Vos.
1_ : To,,,r_,, 2.39-3
15 = Vb
16 : Rz 100+3
.6o5
18 : Tc:, :To DS 2"25-3
.6819 : Vb{_
1.4-320 : "I-_. _c
21 : R, 6.2+3



























































































.oo7 .0o5 .0o9 - ].48 -






























(02- 03- Ol_+OCj&.(06- 07) )121+O_.oO&( 09+10e11&27 )-(03+0_- 05&.(06- 0]')
-1 2&1 3+12&1 q&.(Ob-O 7 )+I 5 )/1 6
01
03+ Oil.-05&( 06-07 )-I 2&I 3+I 2&I If&.(06-07 )
01








































































-(23+23_7_ao6-o7_3_24 )/(_( m- o3-o4+o5_- o5_o7)+o8_o6_(o_+Io



























02&.(02-0_-011.+05&06-05&O 7 )/21+I 5&I 5/I 6
01





+ 35239 -32]1613 -




+.I_)_ - 2+.I 2
kl _os¢




+.46541 - 3 +.62780 + 2
-T-"o ' ivy,_,,__ ,, i
+.25597 - I } solvl_
-.1713 - 3
+.1000 + I
+. 0000 + 0
+.17)4o + 2





+. 0000 + 0
+.1751 + 2
+. 0000 + 0
-.7765 - 3
+. 0000 + 0
1\ k'(._
_, VI),
+. 0000 + 0
-. 0000 + 0
+. 0000 + 0
-.3664 - 4
+. 0000 + 0
+.1769 - 6














+. 0000 + 0
+. 0000 + 0
+.497o + 2
-. 0000 + 0
+. 0000 + 0
-.7898 + 7
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+.497o + 2
-. 0000 + 0
+.0000 + 0
-.7898 + 7









-. 0000 + 0
+.994o + 2
-.217 _, ++.5467 +
+.0000 + 0








+. 0000 + 0
-. 0000 + 0
+.0000 + 0
+.0000 + 0

























-. 0000 + 0
+. 0000 + 0
+.0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
-. 0000 + 0
9421 2











+. 0000 + 0
+. 0000 + 0













+. 0000 + 0
+. 0000 + 0
-.0000 + 0
+. 0000 + 0
+.0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+.0000 + 0
-. 0000 + 0
+.0000 + 0
+. 0000 + 0
+.4752 -15







+. oooo + o
+.0000 + 0
+. 0000 + 0
-. 0000 + 0
+. 0000 + 0
-.6714 + 6
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
-. 0000 + 0
+. 0000 4_ 0
+.4262 + 6
+. 0000 + 0
+. 0000 + 0













p, r_ ,,, e.-I_- I;sf
+.663o5 - 3 -.32.OQO+ o +.46541 - 3 +.386o3+ 2 +.25597- I
+.35239 - 2 +.261_ 7 - 2
•"l _ r ;'L_ f.
_- _ - _8o +
.......... +]39631 - o +.65346- 3
L+.48215- - 19.925 + 0 +.3o416 - 3
+.-Z3_99=# _ +[163o9 - 2
+.56748- 3 +._2__- D +.419_- 3







+-47_9_23- 3 L-.64740+ 6> +.4&Sa9- 3 +.35228+2+. 2 +,---73T871_----2
.]" t: _, _ _<.
+',85086 - 3 -.15180 + 0 _- 3"" +.I0656 + 3
+.49391 2 +.4222_5 - 2
+.26758- 1
+.83638 - I
+-145z_5_ -_3 ' +.II030 + 2 +.63o61 - 2
+._7_5o -
+. 4_802 2 +.68197 - 3 _. 10034 + 3"_+.81564 - I.J
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- i;25oo z7115 - 3 _ +.6531_ 2;: _+o÷.
+. - 13'3_ _.
,_=._._.._ P't'. P --]
+..85o8i; - 3 -.I,_18o +.I;_32 Ioi;5i; ++'4_228 + o - 3 +. 3 +.__38- 1"_+. 4_3_I 2 ....
+.26_77- 3
.T-"( _ ' t;'t ; 71
• .,_030,2 %_3o_i---_
+.__ -.,22_8p++.4o32_- 20 +'g414_- 3 +._3_o7+ 2 +.76722 I
pW_I ' I_:_
+.3_i_ - 3
+.+'8&633513_3-_ _ +.&873_- 3























_3o5- 3 -._2ooo+ - 3 +o +.4&541 +.38go3 2
+. 35239 2 +._187 2
P,,,"J' P,,,"o"
.,_'; w pa 4 /.,




+. 9 - -. 19925 + +" 38480 - 3 +. 15126 + 2 +.92696 - 2
_-. 29161 +. 215o2 -
463_ - 3 i +.122_o I
+. 33o2_3 2 +.265_5 2 +" 50°77 - 3
V i:.,..,.. ,,.,:.,,,
+.685o8 - - 6__7__Q..+_6_ +.41365 - 3





-- " _II6124° - 3; 10396 + 3 +.73243 - 1




+. Z31,49 - +"4Z4=;° - 60083 3+. o9463 12+. -+. 345?7
I ' " _I 1 3 -.625oo + o +.34554 - 3
+. Z6_94 - -. I_16o +
+._o_$6 3 +.31i386 _ o +.6124o- 3
+.12519 + 2 +.8248& - 2
F F_q_
_.L96209 + 2._ +.71659 - I
+.13684 + 2 +.63241 - 2
-I'°@'' l_m -
+-6°548 - -.457_5 o +. 2519 + _'_3_76 _3 + 34242 - 3 +.I 2 +.&24oo - 2+. +. 1953o - 2
+._o20_ - _ -.2296o + o +.56o56 - 3 +.9o311 + 2
Q_,4336_ - +. 3,"3o7 - 2
',+, _c_70 - Z' +. - 2
• _ _-o
+.39o62- 3 +.15239 + 2
+-'z6542 - 3 -. o_.+ o +.6o646
- 2_o5
- 3 +.99865 + 2
+.58_82 - 3 -._+ o +.34_8 13215+ 2
+. 29635 2 ___--Z_ - 3 +.









Part Assumptions and Their Temperature Dependence
The operating points used for the first run were first approximations.
VDI n = Forward voltage diode DI @25°C at an
If of 2 ma from Fairchild curves.
Nom.
VDI n 0.30 v
T.C.D I = 3.25 x 10"3v/°C
Min. Max.
0.27 v 0.33 v
3.1 x 10-3v/°C 3.45 x 10-3v/°C
Then for computer equation VDI = VDI n - T. C. I (T - 35).
VD2 n = Forward voltage D 2 @ 25°C at an If of 0.3 ma.
Nom. Min. Max.
VD2 n = 0.51 v 0.48 v 0.55 v FromFairchild
= 2.5 x 10-3v/°C 2.4 x 10-3v/°C 2.6 x 10-3/°Ccurves
T.C. 2
Then for the computer equation VD2 = VD2 n - T. C. 2 (T - 35).
VD5 n = Forward voltage diode D5 @ 25°C at an If ++i ma.
(For the final computer run, the value for VD5 n will be chosen
at closer to 0.25 ma rather than the original i ma value).
Nom. Min. Max.
VD5 n = 0.57 v 0.54 v 0.61 v From
Fairchild
T.C. 5 = 2.3 x 10"3v/°C 2.2 x 10-3v/°C 2.4 x 10-3v/°C curves
Then for the computer equation, VD5 = VD5 n - T. C. 5 (T - 35).
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Vbeln = 0°745 v
0.730 v
= 2°0 x 10"3v/°C 1o8 x 10"3v/°C
ToC.be I
h
Then for the computer equation, Vbe I = Vbeln - T.





C.be I (T - 35)°
Forward base to emitter voltage Q2 @ 25°C and Ib_0o3 ma,
Ic = 0o6 ma.
Nom._.___ Min. Max.
Vbe2n = 0°74 v
ToC.be 2 = 2 x 10"3v/°C
0.72 v
1o8 x 10"3v/°C








Ic = 30 ua. (non-saturated)
Nom. Min. Max.
Vbe3n = 0.54 v 0.50 v 0.58 v Few units
measured
ToCobe 3 =
2°0 x 10"3v/°C 1.8 x lO'3/°C 2.2 x 10"3v/°C
Estimated
Computer equation Vbe 3 = Vbe3n - T. Cobe 3 (T - 35).
Ico- See Nand (1.42T) Ico n
Ico- See Nand (1.42T) leo n
IDL - See Nand (Io42T) IDL
- 159 -
J" _In - Beta of QI @ 25°C and I c _5 ma
Nom. Min_._.__.
in = 55 29.2
KTI = 0.07 .005
Ko
For computer then, _i = _in + KTI (T - 35) _in"
3n = Beta of Q3 @ 25°C and Ic _-'30 ua
Nom. Min. Max.
3n = 15 5.5 35
KT I = .0083 .0063
All diodes - FD643.









TRIX SIZE : 13
PARAMETERS :
500K•C. Fllp-Flop - Computer Run
R1 Fixed - Equations July i, 1964
_15Z Power Supply _3% Resistors














11 : T.C. S
12 : _/¢ct
14 : T.C, 1_,_2 3
15 : VcCz_,.
17 : Vk, e _
18 : _5_
19 : K'Y 3












































































































































f..n_'J , .."_L o ! r,"_ _ _, t',", • _, |e - • O3-cO) "i "'"'"" (-._'I_";'_ c,_'_ov'_



















































































A 9, 9 O1
(33-I4&(03-05)+I3)/28







































-25&21 &O3&22-11 &( O_-L_ )+I O+I 2







21&o_22 - 166 -
7/8
A 12, I -._2
A 12, 2 -32
A 12, _ -._2






A 12, I0 -_%/27
A 12, 11

















A I_, lq 2?
C I "_ ( _;_+1 _=11k,_O_+1_&O_+15=O_'O2&-O_=O_&-O_3=lT+l]_&-O_=l]Mk05 =21&O'_'-2_'-27=21&O_
_o_/( _8+18_ _ao_-_ 8a19ao_+o_ )
+.oooo+
+. 0000 +
+. 0o00 + 0
+. )000 + 0
+. O@_;C + 0
+. 0)00 + 0
+. 000'..'., + 0
+ :>LLhi-I- O
.0;00 + 0 \
+.o,O + 0 #+. 0000 + 0
+. 0000 + 0









+._25o - 2 1





+. 0000 + 0 -
+. 0000 + 0




















+. 0000 + 0--_
+. 0000 + 0
,/+. 0000 + o+, 0000 ++. 0000 +
+. 0000 +
+. 0000 + i<
+. 0000 +
+. 0000 +
+.0000 + 0 X
+.0000 + 0 #+.0000 + 0
+.0000 + 0
?/11
+. 0000 + 0 --
+.0000 + 0 ,




+.0000 + 0 /
+. 0000 + 0




+.0000 + O j]
+.0000 + 0 --
+. 0000 + 0
+.0000 + 0
+.0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+.0000 + 0 ..
/
+. 0000 + 0 ,





+.0000 + 0 _
+. 0000 + 0
•0000 + 0
+. 0000 + 0
+. 0000 + 0
+.0000 + 0
/
+.0000 + 0 /.
+. 0000 + 0
+.0000 + 0 :
+. 0000 + 0 /
LLLL
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+. 0000 + 0
+, 0000 + 0
+, 0000 + 0
";/i
+. 0000 + 0 "X
+. 0000 + 0
+.0000 + 0
:.5968- 4
+. 0000 + 0
+.0000 + 0
+. 0000 + 0
+. 0000 + 0
+.7186 + 0
+. 0000 + 0
+. 5988 -
-._994 3
+. 0000 + 0
iLL
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0





+. 0000 + 0
I_T,¢,








+. 0000 + 0
+. 0000 + 0
+.0000 + 0
+. 0000 + 0
+.7186 + 0 i
+. 0000 + 0




+.Iooo + I _
+.0000 + 0




+. 0000 + 0
-. 8882 - 10 "_k
+. 0000 + 0 .
+. 0000 + 0
+. 6939 -12




















































































































































































































,-.3106 + I )
+.oooo + o
+. 0000 + 0 )
-.%125 - 8




+.0000 + 0 ,




+. 0000 + 0 -"
L..
'7/8
+.0000 + 0 .....',
+.0000 + 0
+. 0000 + 0
"-1511 - 7
+.0000 + 0
+. 0000 + 0
+. 0000 + 0 ,






+. 0000 + 0 -
+. 0000 + 0
+. 0000 + 0
--15o6 - 7
+. 0000 + 0
+. 0000 + 0
+.0000 + 0
+. 0000 + 0





+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
-.I_4 -1o
+.2626 - 9
+.3o15 - 9 :"
+.0000 + 0
+. 0000 + 0
+. 0000 + 0
+.1656 - _ '
-. 2017
-.I_ --1o....
+. 0000 + 0
+.0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+.37o8 - 9
+- 000o + 0 Bf<n
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+,0000 -+ 0 i
+. 0000 + 0
+.2039 7
. 0000 +
+. 0000 + 0
-.2829 - 7 _
-.2o6_ - 7 ]
+. 0000 + 0
















". +.000 A + 0z +. 00_0_+ 0
+. 0
+.0000 + 0 -"
+.OOc) + 0
+.0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0
+. 0000 + 0 ,
+.0000 + 0
+. 0000 + 0
-.5795 - 6






+. 0000 + 0
**__'_- 4
%
+. 0000 + 0 ..
+.2814 + 0 _'
+. 0000 + 0
+.9o81 - 2
+.3784 - 2
+.0000 + 0 J
+. 0000 + 0 "
+.0000 + 0
+.0000 + 0
+. 0o00 + 0
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+.0000 + 0
+. 000o + 0







+_--__'_TJ_" "_+.351_0- 3 +.IT_5_7"
+.33476 3 +.73o84 3 +.124_o+ I
+.13069 + 0 +.12007 I +._2943 - 6










-._9297 - 6-_ %6_,.,_°_,
+.o975o I ,_.%_,e_ _
+. _I _I0 - _7 _c,_.'I',$,.
+. O1 500 '_ _..',_c:_"I:,
+.33929 3 +.12520 I
+. 12927 + 0 +. 119714 - I +. 350_0 6
+.28785 -




+.26679 - "_C$--.15661 - _ +.I.0979 - +.21876 +.48_970 -
+.8_545 2 +.6o_o_ 2 +.4_97o + 5 +"171_4 + -._5oo
+ - + +
+._o93_ +.666T_7 _;T.,_T, +.20252 + I






_- 3 _',_ •
+. 18127 - +,_--_5_ -_) +. 2o6_8
+.l;11q_ • .15760 + I +.185_o
+.59o11 - 2 +.48_85- 5
++ -.6_5oo
+.39605 - 3 +._2782 3
+.3o935- 3 +._6637 [ 3
+.11908 + 0 +.1207_ l - I






+.,18127- q +.10450 q_.18872 -_-)+.I_8q85- 5
+,411_, 5 q +..1576_0 + I +.19023 + 1 -.68500 I







+.1_557- _; +.2_Z_O_ - _1 _,3_1_ -_16--
+.16740 + I +.¢_¢u. + I +._)9_
+.8o_16 5
+. 304,o4 q +. 22766 - q
+. 219_2 _- _ +. 491b'_
+.17958 - I +.66976 2
s













3 +.IQ979 _ +" 21876
+. 16_60 ; I +.171_ ++.26024- q +.15_7"
"l::_,_.,C-T__,_375 - _ +. 33_§5 3
_.,. _.,76296 - 2 +.6i266 2 +.12673 - 5
+.12873-
+.815OO
D _ 7-3+'I_0 +I+.43477- 3 .1+. 35200 3
+._3552 + O_,__- I +.17292 - 6
+.2602_- 3 1-r_,'r- _ +.I_79 - 3
_ +.16"60 t I









,,m_¸ t I+. -c'7,_5 3 -.c4_,_,- 6
+.2169_ + I +._9750 - I
+.21676 - % +.66859 "
+.17I_4 + I +.815oo
+.2-no2- 3 _ +.z75o7
-,-.=,'..,%7 3_ +. a3ao_
+._o_
- 3 +.14o3_ -
+ I -.7o75o
+.?27,66- 3 _ +"23_o2 - 3
+._70_5 _ +._57oi + I
+.67335 _3 - 5
+.33640 - 5
+.21050 + 0
+. q8005 - +. 2"/702 -
+._4561 1 +.58_67
+._7_71 +.I_ 9
+.I3557- _ _ +'_°3"_ -
+.I§7_o + -.70750
+. 14031 5 V_, ,,_
I
+.3o4o4 - 3 +..22766 _ 320361 q _7250
+. 17262 I +. 6690_ 2
+.1o979 - 3 '_ +.23629 - 5





+.q2762 % +.Iq557 - 3
+.665oi - 3 +.12790+ I
+.11711 - I +.379B7 6
+.28185- 3
+.21691 + I
.. 64253 ii 6
_#__X.
+.29o12 - q +.18127 -
+.I§17o q +.41279 3
+.96155 2 +.61782 - 2
+._51_o+ I
+._5655 5 _4__,;_ •
+. 4"_79 - t +. q6127 _I +, I _5_7 +. 28_85 -. 8_91_8
+.+'119507577_! _ +.+'12C_0172_2';-6_ +'21691 ; 1_ +.c5'7_0 -" 16
I 9 +.2187.6 +.68859 -
+.26024 - q +.I_$87+._86_i _ +'160_0+" ! I_ + I_ +'01500+. b1260 2 +. 68859 5 +" 17124,
_[_ ,
+.43479 - +" 361"25 _ q +. 120_01_9_7+" IR +.+"19_J15_12_87+ _ -.62904 6
+. _4o7, _ C.T__ +" +.22975 + 0
+.I_170 + 0 +._9q_6 6
+.26024 - R +.1588,7 - R +.962=;9 - 4
+. I qV20 q -I-,_6__!______°ZL+. 164_0 + I





+'21_877 _ i q +.1_557 " "_ +.275_07 - lq +.80_16 -+. _791.9 - +._116]_40 + I 2_2_51 + +.6925o
+. _7199 I +. 1696:, _ +"
+.3o404-_ +.2276.6-"_ +.Io979-R +.23102- i_ +.19542- 16
"" -I-Q
+-21839- _ +.I_91_ R +.12520_I_L +.15701 + 70500
+. 178oi +. 66920 2 _..T9_7o -
"_ _,_,_ ,
+.2c_012 - _ +.18127 - q +.10979 - Iq +.2187.6 +.48T_5+.16053 3 +.I_7_0- +. -. 685oo
+.958o_ 2 +.622_3 _ +.4uqo5 5
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TRANSISTORAND DIODE BIAS POINTS FOR FINAL COMPUTERRUNS
500 K.C. +15% POWERSUPPLY
All transistors 2N914
All diodes FD 643
ID2
(Current Values from Computer
Run #4) T.C.2* VD2* Tolerance VD2n
= 0.22ma Nom. 2.Smv/°C 0.505v
= 0.35ma Max. 2.3mv/°C 0.555v +25mv =
= 0.12ma Min. 2.8mv/°C 0.445v -25my =
0.580v
0.420v
(Current Values from Computer
Run #4)
14 -
T.C.5* VDSn, Tolerance VD5 n
,25ma Nom. 2.5mv/°C 0.510v
.32ma Max. 2.3mv/°C 0.552v +25mv =





ID7 = 0.645ma Mon.
0.83ma Max.
= 0.51ma Min.
T.C.7* VDTn, Tolerance VD7 n
2.3mv/°C 0.560v
2.2mv/°C 0.595v +25mv = 0.620
2.5mv/°C 0.508 -25mv = .483v
Vcet
Ic I Ibl @25°C
6ma .53ma nom. 0.18
TR#7
10ma .34ma max. 0.26v
TR#I0
ima .75ma min. 0.11v

















TRANSISTOR AND DIODE BIAS POINTS FOR FINAL COMPUTERRUNS
-continued-
Ic I Ib I Vbel Vbel Vbel T.C. bel T.C. bel
@25°C @80°C @"10°C (+25 ° to (+25 ° to
+80 °) -i0 o)
(Nom #2)
6ma 0.53ma 0.76v :
(Min #6)
ima 0.34ma 0.68v 0. 585v 0.75v I. 8mv/°C 2.0mv/°C
(Max #2)
10ma 0.75ma 0o78V
Note: Ibl from Computer Run #4
T'C'bel = Nom l.Smv/°C
Min_l.0mv/°C
Max 2.0mv/°C
0.68v 0,815v 1.8mv/°C 1.0mv/°C
Vbeln - Nom .75v Added
Min .65v 30mv to
Max .81v 25°C data
Extrapolated from Vce Versus Ib Plots, Appendix D
Ic2 Vce2 Vce2 Vce_ Ib2
@25oc @80°C @-I0 C
0.43 0.16v 0°18v 0.14v 0.12v
0.26 0.10v 0.12v 0.09v 0.35v
Nom Vce2 " 0.14v
Min Vce 2 _ 0.08v
Max Vce2 - 0.20v
Note: Ic2 from Computer Run #4, II _.s Ic2











ToC.be 2 T.C.be 2
(25° to (25° to
+80 °) -i0o)


















Ic3 = VR8 = 3.75v.
96K ohm
= 39_ a.
where V"R8 = Max. Fwd. OFF bias, base Q4 + _b
= +0.3Vo + 3.45v. = 3.75v.
V--be3 @ 30_ca. and 25°C





= 0.85 mv./_ ao
J%D
--- 1.0 mv./_,a.
Then for _3 = 39x< a.,
_be 3 = 0.596v. + io0 mvo/x_-a, x 9x__a.
= 0.605 my.
Minimum Vbe 3
Ic3 = V_8 = 2.35Vo = 22.6_ a.
_--_ 104K ohm
where V_R8 = Max. Rev. OFF bias, base Q4 + v_
= -0,2v. + 2.55v. = 2.35v.
Vb23 @ 20 _.a. and 25°C = 0.570v. (FR. Table I)
Vb93 @ 22.6_X. ao
= 0o570v. + i mv/,_,ao x 2.6_.a
-- 0.573Vo
Nominal Vbe 3
0.605 - 0.573 + 0.573 = O. 589v.
2 - 180 -
Determination of T.Cobe 3
From Table I @ I c - 30_ a.
Vbe 3 Vbe 3
TR @ 25°C. @-10°C.
# 2 0. 592v. 0. 653v.
# 6 0.581v. 0.646v.
# 7 0. 596v. 0. 653v.
#i0 0. 584Vo 0. 642v.
@ 25°C @ +80°C
# 2 O. 59 2v. O. 460v.
# 6 O. 581v. 0.450vo
# 7 0.596v° 0.460v.



















Determination of hFE3n (Q3)
From Appendix D, Table I
@ 25°C. and Ic
TR# 2
hFE 18.7












= 30 2._ a.
6 7 i0
14.3 6.0 27.3




The change in hFE from +25 C to -i0 C is,
for transistor #2, (i - 12) x i00
19 35





#7, (i - 6_E_)x lO___0
9.4 35









Note: Absolute maximum hFE @ 80°C is then 126
Absolute minimum hFE @ "10°C is then 2
Determination of VDI_
D
IFI is maximum when hFE 3 is minimum, IDL 4 - 0 and Vbe 3 is maximum.
Therefore, _FI =' _c3 + _R8
VDIn
= 0.435
= 3__0_a + 7_a : 22#-a.
2
(Fr. Fairchild FD643 curves @ 25 °C.)
IFI is minimum when hFE3
minimum°
is maximum, IDL4 is maximum and Vbe 3 is
. 183 -
Therefore, IFI
= I__R8 - IDL 4 assuming hFE 3
-- 4.7._ a. - i ,,_a. IDL 4
i00
= 0.4_,a. @ 80°C
Fairchild curves
= 3.7,_a. :_ 4 _a
= 0.333v. - 25mv. Tol. (Diode #3 fr. meas. Table IV)
= 0.308v.
Determination of T.C_,
From %able IV worst unit, ie. #3
T_--C. = 0.159v. = 3.2 mv./°C
55oc
From Fairchild curves ToCo I = 2.8 mv./°C




IRI 4 = Vbe3n
RI4
I_RRI4 = Vbe 3
R14
















JPL Fllp-Flop - 500K. C.





and bias points from
first Computer Run
Parameter Nom. Min. Max.
i : 01 i i -i
2 : T.C. I 3,3 2,8-3 -3.2-3
3 : T° 35 1-9 90
4 : VDi n .37 .308 .435
5 : 35 35 35 -35
6 : T.C. 2 2.55-3 2.35-3 -2.76-3
7 : VD2 n .505 .445 .605
8 : hFEi n 55 29.2 120
9 : KT I .007 .005 -.009
i0 : VD5 n .510 .44 .577
ii : T.C. 5 2.5-3 2.3-3 -2.8-3
12 : Vce I .2 .i .3
13 : Vbein .75 .65 .81
14 : T.C. be 1,2,3 2-3 1-3 2.5-3
15 : Vce2n .14 .08 .2
16 : Vbe2n .67 .65 .7
17 : Vbe3n .589 .573 .605
18 : hFE3n 20 6 60
19 : KT 3 .01 0.007 -.02
20 : Ico n 4-9 .01-9 25-9
t%1
z- : C 1.42 1.42 1.42
22 : IDL n 5.5-9 .01-9 8-9
23 : leo n 7-9 .el_9 100-9
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+-57,+ o 6
. +.2q64o- 3 +.198o6- 3 +.IO_88- 3
.,+ +.18o62 3 +.4_595-_=_i+.I_OO + I






+.,22966- 3 +.12222- q +.306.06- 4
+.,_9530 3 t,I__L_IL5_z=_-f_+.2o67o+ I
+.45423 2 _. 6osAtqK=_5_)
+.12241 - 4
+.2400o - 1
_. ,_," +°35129 - 3 +.280_.3- +.12433- 3 31563- +[ _,7580- o




































Ic - TM - 0064
Ib - TP - 0101
Vbe - ND - 0163
Vce - TP - 0001
Vbe Ib Vbe Ib Vbe
mv 7_" mv_._ _ mv_._=..
503 --- 344 --- 579
566 0_2 420 1.3 632
582 04 444 1.9 644
592 0.6 460 2.4 653
603 1.0 475 3.4 665
621 1.9 497 5,4 582
489 --- 343 0.2 563
551 0,2 419 i.i 619
570 0°4 437 1.7 638
581 0.5 450 2.1 646
595 0.8 465 3.0 659
614 1.6 489 4.8 676
502 --- 354 .35 568
570 0.5 427 2.5 624
585 0.85 446 4.0 644
596 1.2 460 5.0 653
606 1.9 477 6.8 667
624 3.4 499 10.8 684
452 --- 337 0.4 561
560 --- 410 0.6 610
574 02 438 0.9 633
584 0.3 448 I.i 642
597 0.5 465 1o5 654
614 1.0 487 2.5 673
Vce = 2v
Conclusions:
I. +0.3v seems to be
quite safe as an
upper limit on the
forward bias of an
OFF transistor, ie.
ip.
2. Vbe and hFE data





Tabulation of Ib, at fixed Collector currents and at
















Ic Ib BI0 T Ic Ib B6












0.18 55°5 25 6 0.ii 54.5
0.215 46.5 6 0.13 46.2
o195 51o3 6 .117 51.3
.i00 i00 6 .060 I00
.120 83°4 6 .072 83.5
.155 69.5 6 .096 62.4
.284 35.2 6 .185 32.5
o140 71.4 6 .086 69.8
_160 62.5 6 .I00 60.0





7 i0 °370 27.0




























TR # TR # TR # TR # TR # TR # TR # TR #
i 2 3 4 5 6 7 8
.210 .300 .260 .160 .160 •200 •320
28.6 20 23.1 37•5 37.5 30 18.8
.130 .180 .150 .080 .i00 .140 .240
46 33.4 40 75 60 42.8 25
.ii0 .135 .120 .060 .078 .ii0 .200
54.5 44.5 50 I00 77 54.5 30
.i00 .120 .ii0 .050 .060 .090 .170
60 50 54.5 120 i00 66.6 35.2
.380 .460 .410 .220 .270 .320 .460
26.4 21.7 24.4 45.5 37.0 31.3 21.7
.200 .260 .240 .120 .135 .200 .350
50 38.5 41.7 83.4 74.0 50 28.6
.175 .225 .215 .090 .ii0 .165 .320
57.2 44.5 46.5 Iii 91.0 60.5 31.3
.160 .200 .190 .085 .i00 .150 .160


















































i. 0.i 153 20.3 265
0.5 239 63 338
1.0 275 89 364
DI minimum 2.0 299 138 401
operating point --. 4.0 340 169 426
i0.0 384 223 466
0.i 157 20.3 268
0.5 233 63 346
1.0 276 89 364
2.0 299 136 399
4.0 341 173 425
i0.0 387 224 468
.
Ammeter - Keithley Instr.
IC# TP 0004
Due Date Next Cal. -
11/13/64
Voltmeter - J. Fluke
IC ND-0163
Due Date Next Cal.
8/22/64
Power Supply - Power Design
IC# TG 0002
Be 0.I 149 20.5 268
0.5 227 64 343
1.0 264 91 365
2.0 300 134 397
4.0 333 174 426
I0.0 379 224 468
Diode Data used to get
Fwd. voltage of DI and




D.C. Bias Measurements - J.P.L. Flip-Flop
500 D.C., _1% resistors







Flip-Flop "o" side ON Flip-Flop "I" side ON
Vcc Vb RL VII V2o VTo Vlo V21 VTI*
+ volts - vol£s ohms volts volts volts volts volts
5 3 ..... .140 1.260 1.880 -.i00 1.350 1.500
5 3 500 -.060 1.435 1.920 -.030 1.435 1.600
4.25 2.55 ..... .140 1.340 1.58 -.I00 1.250 1.220
4.25 2.55 500 -.060 1.410 1.65 -.030 1.415 1.300
5.75 3.45 ..... .140 1.360 2.00 -.ii0 1.36 1.620
5.75 3.45 500 -.060 1.440 2.10 -.030 1.44 1.700
5 3 .... +.080 1.120 1.720
5 3 500 +.170 1.200 1.780
+.140 1.12 1.450
+.225 1.205 1.500
4.25 2.55 .... .080 i. Ii0 1.500 + 140 i.ii0 1.300
4.25 2.55 500 .162 1.195 1.580 +.240 1.180 1.382
5.75 3.45 .... +.081 1.130 1.940 +.142 1.120 1.650
5.75 3.45 500 +.172 1.215 2.000 +.240 1.200 1.740
5 3 ..... .240 1.490 1.890 -.220 1.470 1.450
5 3 500 -.170 1.499 1.910 -.135 1.490 1.510
4.25 2.55 ..... .220 1.460 1.650 -.205 1.460 1.305
4.25 2.55 500 -.160 1.480 1.700 -.140 1.480 1.380
5.75 3.45 .... T.222 1.470 2.090 -.215 1.480 1.650
5.75 3.45 500 -.158 1.500 2.150 -.142 1.500 1.720
Power Supplies - Power Design IC# TG-0002 - IC# TG-0021
Voltmeter - RCA - Voltohmist +3% TG-0026
Shorted diode (D6) , nullified the VTI values measured. Considering that
D6 should have resulted in at least 0.4 volts at the highest temperature
it can be seen that for all cases tested, VT V2 is positive, ie., the
input diodes are back biased by at least 0.2 volts.
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TABLE VI
Tabulation of 2N914 Flip-Flop Operating Voltages*
Data Source







0.437v. @ Ic = 20_a.






From Plots Appendix D Vce 2
From Plots Appendix D Vbe I
VI =
= 0.180v. @ Ic = 0.4ma. Ib = 0.12ma. 0.20
= 0.650v. @ I =
C 6ma. Ib = 0.3 ma. 0.69
0.89
0.89v. - 0.56v. = 0.33v.
The data table I shows that at 0.33v. maximum, the collector
current of Q4 will be less than i_ a. To increase Ic of Q4 to even
20_ a will take an additional 0.I volts.
Purpose of this table is to show the worst values for diode and
transistor voltages measured along with a suggested specification
limit on these voltages (which includes a tolerance added to the
measured values). These specification limits will guarantee that
when either QI or Q4, F/F are to be OFF, they will be OFF.
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TABLE VII




V T V 2 VT-V 2 V] Noise Pulse
(Set) (Meas .) (Calc .) (_eas .) tf Va. c.
volts volts volts volts useco peak to peak
1.5 1.5 0.0" -0.2 0.i 2.3
1.5 1.5 0.0 -0.2 0.2 2.6
1o5 1,5 0.0 -0.2 0.4 3.2
1,5 1.5 0.0 -0.2 1.0 4.75 (would
not trigger)
+80°C 1.6"* 1,35 +0.25 +0.17 0.i 2.2
1.6 1.35 +0.25 +0.17 0.2 2._
1.6 1.35 +0.25 +0.17 0.4 3.6
1.6 1.35 +0.25 +0.17 1.0 4.75 (would
not tiggger]
Purpose: The computer Runs show the D.Co voltage that must be
exceeded to begin triggering the F/F. Because of the transient re-
sponse of the F/F and the attenuation due to the charging of the input
capacitors it will take larger noise pulses than indicated by the D.C.
values to trigger the F/F. These measurements give an indication of
the overall noise immunity of the F/F.
D * Computer Run #5, P. , worst case VT-V 2 = 0Vo @ -10°C.




, R 9 returned to separate power supply for independent
adjustment of V T. So that worst case computed VT-V 2
could be simulated.
. Vcc = +4.25v. Condition for which VT is minimum value
set in test. Also Ib2 = min., therefore current that
must be pulled through D 3 to trigger F/F is minimum.
3. Q2 = Low gain transistor, TR #7
4. Q3 = High gain transistor, TR #i0
5. QI and Q2 in ON state.
4 o5Vo
6_ Output load is _'D--ohms N




Noise wave form amplitude adjusted until occasional
random triggering of F/F takes place. Then noise
amplitude reduced until no triggering takes place°
Amplitude at which no triggering takes place is re-
corded value.
Noise Pulse - tf - fall time negative edge
Pw - pulse width
F - noise pulse repetition rate
Va.c, - amplitude of negative edge
9o QI = TR #2 Q4 = TR #6
i0. Noise pulse width set at 10uSeco, repetition rate of
Noise signal 50K.C.
At 25°C., Vcc _ 5.75Vo, V T = max. = +2.3 volts, the input
signals required for solid triggering versus input tf were
measured as: tf = O.luseco Vaoc. >j2o7V., tf = 0.2useco Va.c.
_3.1Vo tf = 0,4usec_ Va.c_ = 3.9vo (Note: Input signal
@Vcc = 5o75Vo will be about 5.5 volts. At 25°C, Vcc = 4.25vo,
V T = 1.75v., tf = 0_lusec. Vaoc. _2o8V., tf = 0.2usec. Va.c.
_3.0v., tf _ 0.4usec Va.c. _3.6Vo
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Nand
I"o" = 200_ a
Cs = i00 pf
Output t r = 0.09/_ sec.
Nand
I"o" =











































































I"o" = i0 ma.








I"o 'r = I0 ma.










= I /ll sec.
500y_ a




I"o" = 500p a
Output tr = 50 nsec.
F/F
I"o" = 500p a
C s = i00 pf
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Emitter and collector depletlen





a. A charge QE is supplied to the emitter junction
--->f (Vbeo).
b_ A charge Qcd is supplied to thQ collector junction•
This charBe supplied, reduces the voltage across junction from Vcc
- (-Vin) Vcc.
Total charge Qin supplied to the transistor during delay time.
Qin = Qe + Qad
Assuming the input wave_Qrm is a current ramp driving the circuit





t for tr _ t > 0
t 2
Qin = Ib t._ dt = Ib t
o tr 2 tr
The output delay time may be either less than or greater than
the input rise time°
For tdr tri
Qin = Ib t2 =
2 tr
tdr = 2 tr
Ib
Qe + Qcd
(Qe + Qcd) Equation I
For tdr tri
tr t
Qin = Ib t dt + Ib
o tr tri
= Ib (t - tr) = Qe + Qcd
2
dt = Ib tr + Ib (t - tri)
2
tdr = Qe + Qcd + tri
Ib 2




For a diffused junction device
Qe = 1o67 Ke (Vbeof f + 0.7)
(v)
0.6
Ke = Cib (meas) (Veb (meas) + 0.7)
Equation 2
-i/n
= CIB + Ke V
0.4
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If Veb (meas) and Vbcof f of circuit are made the same, then
Qe = 1.67 Cib (meas) Vbeoff
fVbe on -i/nQc Cob (v) dv Cob(v) = COB + Kev
7 Vcb
The linear term COB must be considered if the transistor is
epitaxial.
For epitaxial transistors
Cob Vcb _ Qc 1.67 Cob Vcb
Qc _ 1o2 Cob Vcb
operation
if Cob is measured near the point of








Collector swings from Vcc to Vce
Stray output capacitance is discharged°
A charge Qc is supplied to the collector junction
during rise time
A charge QB is supplied to the base sufficient to
switch the output current_
The collector time constant_ c limits speed_








QB = Tc ic
QB = 2 Tc Qout
t
QB available = Qin " Qc
Qin " Qc _" _ i c Qou_ available
t
Qeut available t (Qin " Qc)
2Tc
The time required then is that which satisfies
Qout available = Qout req.
t (Qin " Qc) = Ic t + C s Vcc
2_ 2
If we assume that Qin is a constant current source, i.e., input
signal instantaneously reaches a steady state, then Qin = Ib t
t (Ib t - Qc ) = Ic t + Cs Vcc
2 c 2
t = tro = Qc + c Ic c +Tc Ic + 2_c Cs Vcc
Ib 2 Ib Ib
Eq. 3
If there is no stray capacitance
tro = Qc +_clc
ib
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The previous equation is good only for forced beta
normal beta. Also above did not include recombination.
this term, let
Ib = Ib - 0°5 Ibs Ibs:
tr = Qc +_ C Ic =
Ibl - 0o5 Ibs
Qc +Qb
Ibl - 0.5 Ibs
1/3 of
To include
the base current just at
saturation
Equation 4
For a forced beta of greater than one-thlrd of transistor beta
tr =Eq'a +hFE RLQc _ In IblVcc Ib I = Ibs
3o Storage Time (ts)
Equation 5
REFERENCE 2
During storage time, the stored charges in the base and collector
regions are removed,
For planar epitaxial transistors, the following equations have
proven most valid:
ts = "_S
in {Ibls +' IB2)2 Equation 6
lb + IB
REFERENCE i
Valid for IB2 <
For conditions IB2




Ibl + IB 2 Equation 7
Ibs + IB2
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4. Turn Off (tf) :











14 i i tIB2 0.5 Ibs
valid fox: IB2
7







for IB2 _ 0oi Ic
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APPENDIX F









(Note" The ramp approximation was made in order to guarantee a worst
case solution. If an exponential was assumed, more triggering
voltage is available)
f(t)
- - E_tt for tr _ t > 0 _ - E in the Lap-









Assuming no initial change on capacitor
eo(s) = - (E/trS 2) R = E
R + i/Cs trS (S+ I/RC)
Therefore:
-t/RC
eCt) = - REC (i - e )
tr
In the particular application where this equation finds use, an





The voltage on the inside of the capacitor is a function of the A.C.
current through Req , and I which is either/or the D.C. base current
and steering current.
The voltage on the inside of the capacitor is then given by
e(t) f (AoC. voltage) + f (D.Co voltage)
-t/RC
- RE C (i - e ) + It Equation i0
tr _-
for tr _ t _ 0
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After the input edge has passed, the equivalent circuit is that of







eo(t) = Vtr + (Vcc - Vtr)
-t/RC
(i - e ) Equation ii
Vtr - voltage on inside of capacitor at time tr
- 2.53 -
